HSPICE® Signal Integrity User Guide

Version A-2007.12, December 2007

SYNOPSYS[®]

Copyright Notice and Proprietary Information

Copyright © 2007 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Synopsys permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Licensee must assign sequential numbers to all copies. These copies shall contain the following legend on the cover page:

"This document is duplicated with the permission of Synopsys, Inc., for the exclusive use of _____ and its employees. This is copy number _____

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Registered Trademarks (®)

Synopsys, AMPS, Cadabra, CATS, CRITIC, CSim, Design Compiler, DesignPower, DesignWare, EPIC, Formality, HSIM, HSPICE, iN-Phase, in-Sync, Leda, MAST, ModelTools, NanoSim, OpenVera, PathMill, Photolynx, Physical Compiler, PrimeTime, SiVL, SNUG, SolvNet, System Compiler, TetraMAX, VCS, Vera, and YIELDirector are registered trademarks of Synopsys, Inc.

Trademarks (™)

AFGen, Apollo, Astro, Astro-Rail, Astro-Xtalk, Aurora, AvanWaves, Columbia, Columbia-CE, Cosmos, CosmosEnterprise, CosmosLE, CosmosScope, CosmosSE, DC Expert, DC Professional, DC Ultra, Design Analyzer, Design Vision, DesignerHDL, Direct Silicon Access, Discovery, Encore, Galaxy, HANEX, HDL Compiler, Hercules, Hierarchical Optimization Technology, HSIM^{plus}, HSPICE-Link, iN-Tandem, i-Virtual Stepper, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, Liberty, Libra-Passport, Library Compiler, Magellan, Mars, Mars-Xtalk, Milkyway, ModelSource, Module Compiler, Planet, Planet-PL, Polaris, Power Compiler, Raphael, Raphael-NES, Saturn, Scirocco, Scirocco-i, Star-RCXT, Star-SimXT, Taurus, TSUPREM-4, VCS Express, VCSi, VHDL Compiler, VirSim, and VMC are trademarks of Synopsys, Inc.

Service Marks (SM)

MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.

SystemC is a trademark of the Open SystemC Initiative and is used under license. ARM and AMBA are registered trademarks of ARM Limited. Saber is a registered trademark of SabreMark Limited Partnership and is used under license. All other product or company names may be trademarks of their respective owners.

Printed in the U.S.A.

HSPICE® Signal Integrity User Guide, A-2007.12

	Inside This Manual	xi
	The HSPICE Documentation Set	xii
	Conventions	xiv
	Customer Support	xiv
	Acknowledgments	xvi
1.	Introduction	1
	Preparing for Simulation	1 3 3
	Optimizing TDR Packaging Using TDR in Simulation Using TDR in Simulation TDR Optimization Procedure	8 8 10
	Simulating Circuits with Signetics Drivers	13
	Simulating Circuits with Xilinx FPGAs	17 17
	Ground-Bounce Simulation	19 21
2.	S-parameter Modeling Using the S-element	27
	S-parameter Model	27
	Using the Scattering Parameter Element	28
	S-element Syntax Node Example	29 35
	S Model Syntax	36
	Pre-Conditioning S-parameters	41
	Group Delay Handler in Time Domain Analysis	42
	Accelerating S-element Time Domain Performance with Recursive Convol 43	ution
	Rational Function Matrix (.rfm) File Format	44
	S-element Data File Model Examples	47

	S-element Noise Model Two-Port Noise Parameter Support in Touchstone Files Input Interface Output Interface Notifications and Limitations. Multiport Noise Model for Passive Systems Input Interface Output Interface Notifications and Limitations	49 49 51 51 51 52 53 53
	Mixed-Mode S-parameters	54 55 56 56 58 59
	Small-Signal Parameter Data Frequency Table Model (SP Model) SP Model Syntax	59 60
	S Model Data Smoothing Data Smoothing Methods	68 69
	Predicting an Initial Value for FMAX in S-element Models.	70
	References	
		73
3.	W-element Modeling of Coupled Transmission Lines	73
3.		
3.	W-element Modeling of Coupled Transmission Lines	75
3.	W-element Modeling of Coupled Transmission Lines Equations and Parameters	75 76
3.	W-element Modeling of Coupled Transmission Lines Equations and Parameters Frequency-Dependent Matrices. Introduction to the Complex Dielectric Loss Model Fitting Procedure Triggered by INCLUDEGDIMAG Keyword.	75 76 77 79 80
3.	W-element Modeling of Coupled Transmission Lines Equations and Parameters Frequency-Dependent Matrices. Introduction to the Complex Dielectric Loss Model Fitting Procedure Triggered by INCLUDEGDIMAG Keyword. Determining Matrix Properties	75 76 77 79 80 82
3.	W-element Modeling of Coupled Transmission Lines Equations and Parameters Frequency-Dependent Matrices. Introduction to the Complex Dielectric Loss Model Fitting Procedure Triggered by INCLUDEGDIMAG Keyword.	75 76 77 79 80
3.	W-element Modeling of Coupled Transmission Lines Equations and Parameters Frequency-Dependent Matrices. Introduction to the Complex Dielectric Loss Model Fitting Procedure Triggered by INCLUDEGDIMAG Keyword. Determining Matrix Properties Using the PRINTZO Option	75 76 77 79 80 82 83
3.	W-element Modeling of Coupled Transmission Lines Equations and Parameters Frequency-Dependent Matrices. Introduction to the Complex Dielectric Loss Model Fitting Procedure Triggered by INCLUDEGDIMAG Keyword. Determining Matrix Properties Using the PRINTZO Option Printing Frequency-Dependent Impedance in Mixed Mode Wave Propagation Propagating a Voltage Step	75 76 77 79 80 82 83 84
3.	W-element Modeling of Coupled Transmission Lines Equations and Parameters Frequency-Dependent Matrices. Introduction to the Complex Dielectric Loss Model Fitting Procedure Triggered by INCLUDEGDIMAG Keyword. Determining Matrix Properties Using the PRINTZO Option Printing Frequency-Dependent Impedance in Mixed Mode Wave Propagation	75 76 77 79 80 82 83 84 88
3.	W-element Modeling of Coupled Transmission Lines Equations and Parameters Frequency-Dependent Matrices. Introduction to the Complex Dielectric Loss Model Fitting Procedure Triggered by INCLUDEGDIMAG Keyword Determining Matrix Properties Using the PRINTZO Option Printing Frequency-Dependent Impedance in Mixed Mode Wave Propagation Propagating a Voltage Step Handling Line-to-Line Junctions Using the W-element	75 76 77 79 80 82 83 84 83 84 88 90
3.	W-element Modeling of Coupled Transmission Lines Equations and Parameters Frequency-Dependent Matrices. Introduction to the Complex Dielectric Loss Model Fitting Procedure Triggered by INCLUDEGDIMAG Keyword Determining Matrix Properties Using the PRINTZO Option Printing Frequency-Dependent Impedance in Mixed Mode Wave Propagation Propagating a Voltage Step Handling Line-to-Line Junctions	75 76 77 79 80 82 83 84 83 84 88 90 92

Use DELAYOPT Keyword for Higher Frequency Ranges	96
Use DCACC Keyword for Lower Frequency Ranges	97
W-element Time-Step Control in Time Domain	97
Time-Step Control	97
Using Dynamic Time-Step Control	97
Input Syntax for the W-element	99
Input Model 1: W-element, RLGC Model	102
Specifying the RLGC Model in an External File	106
Input Model 2: U-element, RLGC Model	109
Using RLGC Matrices	109
Input Model 3: Built-in Field-Solver Model	112
Input Model 4: Frequency-Dependent Tabular Model	113
Notation Used	113
Table Model Card Syntax	113
SP.Model Syntax	115
Introducing Causality Check for W-element RLGC Table Model	117
Input Model 5: S Model	120
S Model Conventions	121 121
S Model Example	121
Extracting Transmission Line Parameters (Field Solver)	122
Using the Field Solver Model	122
Filament Method	123
Modeling Geometries	124
Solver Limitation	124
Field-Solver-Related Netlist Statements	125
Field Solver Model Syntax	125
Using the Field Solver to Extract a RLGC Tabular Model	126
Accounting for Surface Roughness Effect in HSPICE W-element	130
Accelerating the W-element Field Solver Using an Iterative Solver	131
Field Solver Examples	132
Example 1: Cylindrical Conductor Above a Ground Plane	132
Example 2: Stratified Dielectric Media	134
Example 3: Two Traces Between Two Ground Planes	136
Example 4: Using Field Solver with Monte Carlo Analysis	138
W-element Passive Noise Model	142
Input Interface	143
Output Interface	144
Using the TxLine (Transmission Line) Tool Utility.	145
Invoking the TxLine Tool	145
References	148

4.	Modeling Input/Output Buffers Using IBIS Files.	149
	Verifying IBIS Files with the Golden Parser	150
	Using IBIS Buffer 'Models'	150
	IBIS Syntax Conventions for I/O Buffers	151 153
	Buffer Types Input Buffer Output Buffer Tristate Buffer Input/Output Buffer Open Drain, Open Sink, Open Source Buffers I/O Open Drain, I/O Open Sink, I/O Open Source Buffers Input ECL Buffer Output ECL Buffer Tristate ECL Buffer Input-Output ECL Buffer Series Buffer Series Switch Buffer. Multilingual Model Support.	153 156 159 162 165 165 166 166 168 169 170 172 172 172
	Specifying Common Keywords Optional Keywords file model buffer typ hsp_ver power interpol xv_pu xv_pd ramp_fwf ramp_rwf fwf_tune rwf_tune rwf_pd_dly fwf_pu_dly pd_scal pu_scal pc_scal gc_scal rwf_scal fwf_scal ss_state rm_dly_rwf rm_dly_fwf rm_tail_rwf rm_tail_fwf nowarn	177 178 178 179 180 182 183 183 183 183 184 185 187 188 188 189 190

	c_com_pu c_com_pd c_com_pc c_com_gc	190 192 192
	Differential Pins	192
	Buffers in Subcircuits	194
	Netlist Example with Output Buffer, Transmission Line, and Input Buffer \ldots .	196
	Using the IBIS Component Command. How .IBIS Creates Buffers . Required Keywords . file='file_name' . component='component_name'. Optional Keywords . package . pkgfile='pkg_file_name' . [Model Selector] Support . Other Optional Keywords . Component Calls for SPICE or Verilog-A Formatted Pins . Component Calls for SPICE or Verilog-A Formatted [External Circuit] . Buffer Power .	197 198 199 199 199 199 200 200 200 200 201 202 202
	Buffer Power ON	203 207
	Using IBIS Package Modeling	211
	Using IBIS Board-Level Components	212 214 215 216 219 219 222 228
5.	Modeling Ideal and Lumped Transmission Lines	229
	Selecting Wire Models	229 230 231 233 233

	Selecting U Models	235
	Transmission Lines: Example	236
Inte	rconnect Simulation	237
	Ideal Transmission Line	237
	Lossy U-element Statement	238
	Lossy U Model Statement	239
	Planar Geometric Models Lossy U Model Parameters	241
	Common Planar Model Parameters	241
	Physical Parameters.	243
	Loss Parameters	243
	Geometric Parameter Recommended Ranges	244 245
	Estimating the Skin Effect Frequency.	245 245
	Number of Lumped-Parameter Sections	246
	Ringing	246
	Geometric Parameters (ELEV=1)	247
	Lossy U Model Parameters for Geometric Coax (PLEV=2, ELEV=1)	251
	Lossy U Model Parameters Geometric Twinlead (PLEV=3, ELEV=1)	252
	Precomputed Model Parameters (ELEV=2)	254
	Conductor Width Relative to Reference Plane Width	257
	Alternative Multi-conductor Capacitance/Conductance Definitions .	257
	Measured Parameters (ELEV=3)	259
	U -element Examples.	262
	Three Coupled Lines, Stripline Configuration.	262
	Three Coupled Lines, Sea of Dielectric Configuration	268
	Simulation Output	272 273
	Capacitance and Inductance Matrices	275
	Five Coupled Lines, Stripline Configuration	277
	U Model Applications	278
	Data Entry Examples	278
	Printed Circuit Board Models	279
	Coax Models	280
	Twinlead Models	282
	Two Coupled Microstrips	282
	Solving Ringing Problems with U-elements	284
	Oscillations Due to Simulation Errors	284
		285
	Incorrect Number of Element Lumps	285 285
	Default Computation	285 286
	Signal Reflections Due to Impedance Mismatch	289
		-00

Transmission Line Theory	292
Lossless Transmission Line Model.	292
Lossy Transmission Line Model	293
Impedance	294
Impedance of Simple Lumped Elements	294
Characteristic Impedance	295
Inductance	297
Mutual Inductance and Self Inductance	297
Operational Definition of Inductance	297
Mutual Inductance	298
Self Inductance.	298
Reference Plane Return Paths	299
Crosstalk in Transmission Lines	300
Risetime, Bandwidth, and Clock Frequency	300
Definitions of Transmission Line Terms	302
Relationships and Rules of Thumb	304
Time and Frequency Relationships	304
Transmission Line Effects	304
Intrinsic Properties	305
Reflections	306
Loss and Attenuation	306
Physical Design Quantities.	307
Attenuation in Transmission Lines	309
Physical Basis of Loss	309
Skin Depth	310
Dielectric Loss	311
Lossy Transmission Line Model	312
Attenuation Due to Conductor Resistance	313
Attenuation Due to the Dielectric	314
Integrating Attenuation Effects	314
References	315
	,
Index	317

This manual describes how to use HSPICE to maintain signal integrity in your chip design.

Inside This Manual

This manual contains the chapters described below. For descriptions of the other manuals in the HSPICE documentation set, see the next section, The HSPICE Documentation Set.

Chapter	Description
Chapter 1, Introduction	Describes some of the factors that can affect signal integrity in your design.
Chapter 2, S-parameter Modeling Using the S- element	Describes S-parameter and SP modeling as well as other topics related to the S Element
Chapter 3, W-element Modeling of Coupled Transmission Lines	Describes how to use basic transmission line simulation equations and an optional method for computing the parameters of transmission line equations.
Chapter 4, Modeling Input/ Output Buffers Using IBIS Files	Describes how to model input and output buffers using SIBI. Includes information on SIBI conventions, buffers, and the SIBI golden parser.
Chapter 5, Modeling Ideal and Lumped Transmission Lines	Describes how to model ideal and lumped transmission lines.

The HSPICE Documentation Set

This manual is a part of the HSPICE documentation set, which includes the following manuals:

Manual	Description
HSPICE User Guide: Simulation and Analysis	Describes how to use HSPICE to simulate and analyze your circuit designs, and includes simulation applications. This is the main HSPICE user guide.
HSPICE User Guide: Signal Integrity	Describes how to use HSPICE to maintain signal integrity in your chip design.
HSPICE User Guide: RF Analysis	Describes how to use special set of analysis and design capabilities added to HSPICE to support RF and high-speed circuit design.
HSPICE Reference Manual: Commands and Control Options	Provides reference information for HSPICE and HSPICE RF commands and options.
HSPICE Reference Manual: Elements and Device Models	Describes standard models you can use when simulating your circuit designs in HSPICE, including passive devices, diodes, JFET and MESFET devices, and BJT devices.
HSPICE Reference Manual: MOSFET Models	Describes available MOSFET models you can use when simulating your circuit designs in HSPICE.
AMS Discovery Simulation Interface Guide for HSPICE	Describes use of the Simulation Interface with other EDA tools for HSPICE.
AvanWaves User Guide	Describes the AvanWaves tool, which you can use to display waveforms generated during HSPICE circuit design simulation.

Searching Across the HSPICE Documentation Set

You can access the PDF format documentation from your install directory for the current release by entering -docs on the terminal command line when the HSPICE tool is open.

Synopsys includes an index with your HSPICE documentation that lets you search the entire HSPICE documentation set for a particular topic or keyword. In a single operation, you can instantly generate a list of hits that are hyper-linked to the occurrences of your search term. For information on how to perform searches across multiple PDF documents, see the HSPICE release notes (available on SolvNet at http://solvnet.synopsys.com/ReleaseNotes) or the Adobe Reader online help.

Note:

To use this feature, the HSPICE documentation files, the Index directory, and the index.pdx file must reside in the same directory. (This is the default installation for Synopsys documentation.) Also, Adobe Acrobat must be invoked as a standalone application rather than as a plug-in to your web browser.

You can also invoke HSPICE and HSPICE RF command help by entering -help on your terminal command line when the HSPICE tool is open. This opens a browser-based help system for fast navigation to commands and options used in HSPICE and the HSPICE RF flow.

Known Limitations and Resolved STARs

You can find information about known problems and limitations and resolved Synopsys Technical Action Requests (STARs) in the *HSPICE Release Notes* in SolvNet.

To see the HSPICE Release Notes:

- 1. Go to https://solvnet.synopsys.com/ReleaseNotes. (If prompted, enter your user name and password. If you do not have a Synopsys user name and password, follow the instructions to register with SolvNet.)
- 2. Click HSPICE, then click the release you want in the list that appears at the bottom.

Conventions

The following conventions are used in Synopsys documentation.

Convention	Description
Courier	Indicates command syntax.
Italic	Indicates a user-defined value, such as object_name.
Bold	Indicates user input—text you type verbatim—in syntax and examples.
[]	Denotes optional parameters, such as: write_file [-f <i>filename</i>]
	Indicates that parameters can be repeated as many times as necessary: pin1 pin2 pinN
Ι	Indicates a choice among alternatives, such as low medium high
١	Indicates a continuation of a command line.
/	Indicates levels of directory structure.
Edit > Copy	Indicates a path to a menu command, such as opening the Edit menu and choosing Copy.
Control-c	Indicates a keyboard combination, such as holding down the Control key and pressing c.

Customer Support

Customer support is available through SolvNet online customer support and through contacting the Synopsys Technical Support Center.

Accessing SolvNet

SolvNet includes an electronic knowledge base of technical articles and answers to frequently asked questions about Synopsys tools. SolvNet also gives you access to a wide range of Synopsys online services, which include downloading software, viewing Documentation on the Web, and entering a call to the Support Center.

To access SolvNet:

- 1. Go to the SolvNet Web page at http://solvnet.synopsys.com.
- 2. If prompted, enter your user name and password. (If you do not have a Synopsys user name and password, follow the instructions to register with SolvNet.)

If you need help using SolvNet, click Help on the SolvNet menu bar.

Contacting the Synopsys Technical Support Center

If you have problems, questions, or suggestions, you can contact the Synopsys Technical Support Center in the following ways:

- Open a call to your local support center from the Web by going to http://solvnet.synopsys.com/EnterACall (Synopsys user name and password required).
- Send an e-mail message to your local support center.
 - E-mail support_center@synopsys.com from within North America.
 - Find other local support center e-mail addresses at http://www.synopsys.com/support/support_ctr.
- Telephone your local support center.
 - Call (800) 245-8005 from within the continental United States.
 - Call (650) 584-4200 from Canada.
 - Find other local support center telephone numbers at http://www.synopsys.com/support/support_ctr.

Acknowledgments

Portions Copyright (c) 1985-90 by Kenneth S. Kundert and the University of California.

Portions Copyright (c) 1988-90 Regents of the University of California.

Introduction

Describes some of the factors that can affect signal integrity in your design.

The performance of an IC design is no longer limited to how many million transistors a vendor fits on a single chip. With tighter packaging space and increasing clock frequencies, packaging issues and system-level performance issues (such as crosstalk and transmission lines) are becoming increasingly significant. At the same time, the popularity of multi-chip packages and increased I/O counts is forcing package design to become more like chip design.

These topics are covered in the following sections:

- Preparing for Simulation
- Optimizing TDR Packaging
- Simulating Circuits with Signetics Drivers
- Simulating Circuits with Xilinx FPGAs

Note:

The measurement system in this manual always refers to MKS units (meter, kilogram, second measurement), unless otherwise stated.

Preparing for Simulation

To simulate a PC board or backplane, you must model the following components:

- Driver cell, including parasitic pin capacitances and package lead inductances.
- Transmission lines.

- A receiver cell with parasitic pin capacitances and package lead inductances.
- Terminations or other electrical elements on the line.

Model the transmission line as closely as possible— that is, to maintain the integrity of the simulation, include all electrical elements exactly as they are laid out on the backplane or printed circuit board.

You can use readily-available I/O drivers from ASIC vendors, and the HSPICE device models advanced lossy transmission lines to simulate the electrical behavior of the board interconnect, bus, or backplane. You can also analyze the transmission line behavior under various conditions.

You can simulate because the critical models and simulation technology exist.

- Many manufacturers of high-speed components already use Synopsys HSPICE.
- You can hide the complexity from the system level.

HSPICE or HSPICE RF preserves the necessary electrical characteristics with full transistor-level library circuits.

HSPICE or HSPICE RF can simulate systems by using:

- System-level behavior, such as local component temperature and independent models to accurately predict electrical behavior.
- Automatic inclusion of library components by using the SEARCH option.
- Lossy transmission line models that:
 - Support common-mode simulation.
 - Include ground-plane reactance.
 - Include resistive loss of conductor and ground plane.
 - Allow multiple signal conductors.
 - Require minimum CPU computation time.

Signal Integrity Problems

Table 1 lists some of the signal integrity problems that can cause failures in high-speed designs.

Table 1 High-Speed Design Problems and Solutions

Signal Integrity Problem	Causes	Solution
Noise: delta I (current)	Multiple simultaneously- switching drivers; high- speed devices create larger delta I.	Adjust or evaluate location, size, and value of decoupling capacitors.
Noise: coupled (crosstalk)	Closely-spaced parallel traces.	Establish design rules for lengths of parallel lines.
Noise: reflective	Impedance mismatch.	Reduce the number of connectors, and select proper impedance connectors.
Delay: path length	Poor placement and routing; too many or too few layers; chip pitch.	Choose MCM or other high- density packaging technology.
Propagation speed	Dielectric medium.	Choose the dielectric with the lowest dielectric constant.
Delay: rise time degradation	Resistive loss and impedance mismatch.	Adjust width, thickness, and length of line.

Analog Side of Digital Logic

Circuit simulation of a digital system becomes necessary only when the analog characteristics of the digital signals become electrically important. Is the digital circuit a new design or simply a fast version of the old design? Many new digital products are actually faster versions of existing designs. For example, the transition from a 100 MHz to a 150 MHz Pentium PC might not require extensive logic simulations. However, the integrity of the digital quality of the signals might require careful circuit analysis.

The source of a signal integrity problem is the digital output driver. A highspeed digital output driver can drive only a few inches before the noise and delay (because of the wiring) become a problem. To speed-up circuit simulation and modeling, you can create analog behavioral models, which mimic the full analog characteristics at a fraction of the traditional evaluation time.

The roadblocks to successful high-speed digital designs are noise and signal delays. Digital noise can originate from several sources. The fundamental digital noise sources are:

- Line termination noise—additional voltage reflected from the load back to the driver, which is caused by an impedance mismatch. Digital output buffers are not designed to accurately control the output impedance. Most buffers have different rising and falling edge impedances.
- Ground bounce noise—noise generated where leadframes or other circuit wires cannot form into transmission lines. The resulting inductance creates an induced voltage in the ground circuit, supply circuit, and output driver circuit. Ground bounce noise lowers the noise margins for the rest of the system.
- Coupled line noise—noise induced from lines that are physically adjacent. This noise is generally more severe for data lines that are next to clock lines.

Simulating the output buffer in Figure 1 demonstrates the analog behavior of a digital gate circuit or HSPICE RF.




Figure 1 Simulating Output Buffer with 2 ns Delay and 1.8 ns Rise/Fall Times

Circuit delays become critical as timing requirements become tighter. The key circuit delays are:

- Gate delays.
- Line turnaround delays for tristate buffers.
- Line length delays (clock skew).

Logic analysis addresses only gate delays. You can compute the variation in the gate delay from a circuit simulation only if you understand the best case and worst case manufacturing conditions.

The line turnaround delays add to the gate delays so you must add an extra margin that multiple tristate buffer drivers do not

simultaneously turn on. In most systems, the line-length delay most directly affects the clock skew.

As system cycle times approach the speed of electromagnetic signal propagation for the printed circuit board, consideration of the line length

becomes critical. The system noises and line delays interact with the electrical characteristics of the gates, and might require circuit level simulation.

Analog details find digital systems problems. Exceeding the noise quota might not cause a system to fail. Maximum noise becomes a problem only when HSPICE accepts a digital input. If a digital systems engineer can decouple the system, HSPICE or HSPICE RF can accept a much higher level of noise.

Common decoupling methods are:

- Multiple ground and power planes on the PCB, MCM, and PGA.
- Separating signal traces with ground traces.
- Decoupling capacitors.
- Series resistors on output buffer drivers.

Twisted-pair line driving.

In present systems designs, you must select the best packaging methods at three levels:

- printed circuit board
- multi-chip module
- pin grid array

Extra ground and power planes are often necessary to lower the supply inductance and to provide decoupling.

- Decoupling capacitors must have very low internal inductance to be effective for high-speed designs.
- Newer designs frequently use series resistance in the output drivers to lower circuit ringing.

Critical high-speed driver applications use twisted differential-pair transmission lines.

A systems engineer must determine how to partition the logic. The propagation speed of signals on a printed circuit board is about 6 in/ns. As digital designs become faster, wiring interconnects become a factor in how you partition logic.

Note:

HSPICE RF partitioning is for Operating Point (OP) only.

The critical wiring systems are:

- IC-level wiring.
- Package wiring for SIPs, DIPs, PGAs, and MCMs.
- Printed circuit-board wiring.
- Backplane and connector wiring.

Long lines - power, coax, or twisted pair.

If you use ASIC or custom integrated circuits as part of your system logic partitioning strategy, you must make decisions about integrated circuit level wiring. The more-familiar decisions involve selecting packages and arranging packages on a printed circuit board. Large systems generally have a central backplane, which becomes the primary challenge at the system partition level.

Use the following equation to estimate wire length when transmission line effects become noticeable:

critical length=(rise time)*velocity/8

For example, if rise time is 1 ns and board velocity is 6 in/ns, then distortion becomes noticeable when wire length is 3/4 in. The HSPICE or HSPICE RF circuit simulator automatically generates models for each type of wire to define effects of full loss transmission lines.

To partition a system, ECL logic design engineers typically used to calculate the noise quota for each line. Now, you must design most high-speed digital logic with respect to the noise quota so that the engineer knows how much noise and delay are acceptable before timing and logic levels fail.

To solve the noise quota problem, you must calculate the noise associated with the wiring. You can separate large integrated circuits into two parts:

- Internal logic.
- External input and output amplifiers.

When you use mixed digital and analog tools, you can merge a complete system together with full analog-quality timing constraints and full digital representation. You can simultaneously evaluate noise-quota calculations, subject to system timing.




Figure 2

Optimizing TDR Packaging

Packaging plays an important role in determining the overall speed, cost, and reliability of a system. With today's small feature sizes, and high levels of integration, a significant portion of the total delay is the time required for a signal to travel between chips.


Multi-layer ceramic technology has proven to be well suited for high-speed GaAs IC packages.

A multi-chip module (MCM) minimizes the chip-to-chip spacing. It also reduces the inductive and capacitive discontinuity between the chips mounted on the substrate. An MCM uses a more direct path (die-bump-interconnect-bump-die), which eliminates wire bonding. In addition, narrower and shorter wires on the ceramic substrate have much less capacitance and inductance, than PC board interconnections have.

Time domain reflectometry (TDR) is the closest measurement to actual digital component functions. It provides a transient display of the impedance versus time for pulse behavior.

Using TDR in Simulation

When you use a digitized TDR file, you can use the HSPICE or HSPICE RF optimizer to automatically select design components. To extract critical points from digitized TDR files, use the .MEASURE statement, and use the results as electrical specifications for optimization. This process eliminates recurring design cycles to find component values that curve-fit the TDR files.







Figure 4 General Method for TDR Optimization



Use the following method for realistic high-speed testing of packaging:

• Test fixtures closely emulate a high-speed system environment.


A HSPICE device model uses ideal transmission lines and discrete components for measurements.

The tested circuit contains the following components:

- Signal generator.
- Coax connecting the signal generator to ETF (engineering test fixture) board.
- ETF board.
- Package pins.

Package body.

Figure 5 SPICE Model for Package-Plus-Test Fixture Optimized Parameters: XTD, CSMA, LPIN, and LPK



The package tests use a digital sampling oscilloscope to perform traditional time-domain measurements. Use these tests to observe the reflected and transmitted signals. These signals are derived from the built-in high-speed pulse generator and translated output signals into digitized time-domain reflectometer files (voltage versus time).

Use a fully-developed SPICE model to simulate the package-plus-test fixture, then compare the simulated and measured reflected/transmitted signals.

The next section shows the input netlist file for this experiment. Figure 6 through Figure 9 show the output plots.

TDR Optimization Procedure

The sample netlist for this experiment is located in the following directory: \$installdir/demo/hspice/si/ipopt.sp





Figure 6 Reflected Signals Before Optimization










Figure 8 Transmitted Signals Before Optimization






Simulating Circuits with Signetics Drivers


HSPICE or HSPICE RF includes a Signetics I/O buffer library in the \$<installdir>/parts/signet directory. You can use these high-performance parts in backplane design. Transmission line models describe two conductors.

Figure 10 Planar Transmission Line DLEV=2: Microstrip Sea of Dielectric



In the following application, a pair of drivers are driving about 2.5 inches of adjacent lines to a pair of receivers that drive about 4 inches of line.





An example package inductance:

```
LIN PIN IN IN1 PIN IN
LOUT PIN OUT1 OUT PIN OUT
LVCC VCC VCC1 PIN_VCC
LGND XGND1 XGND PIN GND
.ENDS
$ TLINE MODEL - 2 SIGNAL CONDUCTORS WITH GND
$ PLANE
.MODEL USTRIP U LEVEL=3 ELEV=1 PLEV=1
+ TH1=1.3mil HT1=10mil TS=32mil KD1=4.5 DLEV=0 WD1=8mil
+ XW=-2mil KD2=4.5 NL=2 SP12=5mil
$ ANALYSIS / PRINTS
.TRAN .1NS 100NS
.GRAPH IN1=V(STIM1) IN2=V(STIM2) VOUT1=V(TLOUT1)
+ VOUT2=V(TLOUT2)
.GRAPH VOUT3=V(TLOUT3) VOUT4=V(TLOUT4)
.END
```




Figure 12 Connecting I/O Chips with Transmission Lines

Here's an netlist example of how I/O chips connect with transmission Ilnes:

```
* This examle connects I/O chips with transmission lines
.OPTION SEARCH='$installdir/parts/signet'
.OPTION POST=2 TNOM=27 NOMOD LIST METHOD=GEAR
.TEMP 27
$ DEFINE PARAMETER VALUES
.PARAM LV=0 HV=3 TD1=10n TR1=3n TF1=3n TPW=20n
+ TPER=100n TD2=20n TR2=2n TF2=2n LNGTH=101.6m
$ POWER SUPPLY
VCC VCC 0 DC 5.5
$ INPUT SOURCES
VIN1 STIM1 0 PULSE LV HV TD1 TR1 TF1 TPW TPER
VIN2 STIM2 0 PULSE LV HV TD2 TR2 TF2 TPW TPER
$ FIRST STAGE: DRIVER WITH TLINE
X1ST TOP STIM1 OUTPIN1 VCC GND IO CHIP PIN IN=2.6n
+ PIN OUT=4.6n
X1ST DN STIM2 OUTPIN2 VCC GND IO CHIP PIN IN=2.9n
+ PIN OUT=5.6n
U 1ST OUTPIN1 OUTPIN2 GND TLOUT1 TLOUT2 GND USTRIP L=LNGTH
$ SECOND STAGE: RECEIVER WITH TLINE
X2ST TOP TLOUT1 OUTPIN3 VCC GND IO CHIP PIN IN=4.0n
+ PIN OUT=2.5n
X2ST DN TLOUT2 OUTPIN4 VCC GND IO CHIP PIN IN=3.6n
+ PIN OUT=5.1n
U 2ST OUTPIN3 OUTPIN4 GND TLOUT3 TLOUT4 GND USTRIP L=LNGTH
$ TERMINATING RESISTORS
R1 TLOUT3 GND 75
R2 TLOUT4 GND 75
$ IO CHIP MODEL - SIGNETICS
.SUBCKT IO CHIP IN OUT VCC XGND PIN VCC=7n PIN GND=1.8n
X1 IN1 INVOUT VCC1 XGND1 ACTINPUT
X2 INVOUT OUT1 VCC1 XGND1 AC109EQ
*Package Inductance
LIN PIN IN IN1 PIN IN
LOUT PIN OUT1 OUT PIN OUT
LVCC VCC VCC1 PIN VCC
LGND XGND1 XGND PIN GND
.ENDS
$ TLINE MODEL - 2 SIGNAL CONDUCTORS WITH GND
$ PLANE
.MODEL USTRIP U LEVEL=3 ELEV=1 PLEV=1
+ TH1=1.3mil HT1=10mil TS=32mil KD1=4.5 DLEV=0 WD1=8mil
+ XW=-2mil KD2=4.5 NL=2 SP12=5mil
$ ANALYSIS / PRINTS
.TRAN .1NS 100NS
.GRAPH IN1=V(STIM1) IN2=V(STIM2) VOUT1=V(TLOUT1)
+ VOUT2=V(TLOUT2)
.GRAPH VOUT3=V(TLOUT3) VOUT4=V(TLOUT4)
.END
```

Simulating Circuits with Xilinx FPGAs

Synopsys and Xilinx maintain a library of HSPICE device models and transistor-level subcircuits for the Xilinx 3000 and 4000 series Field Programmable Gate Arrays (FPGAs). These subcircuits model the input and output buffer.

The following simulations use the Xilinx input/output buffer (xil_iob.inc) to simulate ground-bounce effects for the 1.08µm process at room temperature and at nominal model conditions. In the IOB and IOB4 subcircuits, you can set parameters to specify:

- Local temperature.
- Fast, slow, or typical speed.
- 1.2μ or 1.08μ technology.

You can use these choices to perform a variety of simulations to measure:

- Ground bounce, as a function of package, temperature, part speed, and technology.
- Coupled noise, both on-chip and chip-to-chip.
- Full transmission line effects at the package level and the printed circuit board level.

Peak current and instantaneous power consumption for power supply bus considerations and chip capacitor placement.

Syntax for IOB (xil_iob) and IOB4 (xil_iob4)

* EXAMPLE OF CALL FOR 1.2U PART: * X1 I O PAD TS FAST PPUB TTL VDD GND XIL_IOB *+ XIL_SIG=0 XIL_DTEMP=0 XIL_SHRINK=0 * EXAMPLE OF CALL FOR 1.08U PART: * X1 I O PAD TS FAST PPUB TTL VDD GND XIL_IOB *+ XIL_SIG=0 XIL_DTEMP=0 XIL_SHRINK=1

NodesDescriptionI (IOB only)output of the TTL/CMOS receiverO (IOB only)input pad driver stage

Chapter 1: Introduction


Simulating Circuits with Xilinx FPGAs


Nodes	Description
I1 (IOB4 only)	input data 1
I2 (IOB4 only)	input data 2
DRIV_IN (IOB4 only)	
PAD	bonding pad connection
TS	three-state control input (5 V disables)
FAST	slew rate control (5 V fast)
PPUB (IOB only)	pad pull-up enable (0 V enables)
PUP (IOB4 only)	pad pull-up enable (0 V enables)
PDOWN (IOB4 only)	pad pull-up enable (5 V enables)
TTL (IOB only)	CMOS/TTL input threshold (5 V selects TTL)
VDD	5-volt supply
GND	ground
XIL_SIG	model distribution: (default 0) -3==> slow 0==> typical +3==> fast
XIL_DTEMP	Buffer temperature difference from ambient. The default = 0 degrees if ambient is 25 degrees, and if the buffer is 10 degrees hotter than XIL_DTEMP=10.
XIL_SHRINK	Old or new part; (default is new): 0==>old 1==>new

All grounds and supplies are common to the external nodes for the ground and VDD. You can redefine grounds to add package models.

Ground-Bounce Simulation

Ground-bounce simulation duplicates the Xilinx internal measurements methods. It simultaneously toggles 8 to 32 outputs. The simulation loads each output with a 56 pF capacitance. Simulation also uses an 84-pin package mode and an output buffer held at chip ground to measure the internal ground bounce.





HSPICE or HSPICE RF adjusts the simulation model for the oscilloscope recordings so you can use it for the two-bond wire ground. For example, the following netlist simulates ground bounce:

```
qabounce.sp test of xilinx i/o buffers
.OPTION SEARCH='$installdir/parts/xilinx'
.op
.option post list
.tran 1ns 50ns sweep gates 8 32 4
.measure bounce max v(out1x)
*.tran .1ns 7ns
.param gates=8
.print v(out1x) v(out8x) i(vdd) power
$.param xil dtemp=-65 $ -40 degrees c
$ (65 degrees from +25 degrees)
vdd vdd gnd 5.25
vgnd return gnd 0
upower1 vdd return iob1vdd iob1gnd pcb power
+ L=600mil
* local power supply capacitors
xcla ioblvdd ioblgnd cap mod cval=.1u
xclb ioblvdd ioblgnd cap mod cval=.1u
xclc ioblvdd ioblgnd cap mod cval=1u
xqnd b ioblvdd ioblqnd out8x out1x xil qnd test
xcout8x out8x iob1gnd cap mod m=gates
xcout1x out1x iob1gnd cap mod m=1
.model pcb power u LEVEL=3 elev=1 plev=1 nl=1 llev=1
+ th=1.3mil ht=10mil kd=4.5 dlev=1 wd=500mil xw=-2mil
.macro cap mod node1 node2 cval=56p
Lr1 node1 node1x L=2nh R=0.05
cap node1x node2x c=cval
Lr2 node2x node2 L=2nh R=0.05
.eom
.macro xil gnd test vdd gnd outx outref
+ qates=8
* example of 8 iobuffers simultaneously switching
* through approx. 4nh lead inductance
* 1 iob is active low for ground bounce measurements
vout drive chipgnd pwl Ons 5v, 10ns 5v, 10.5ns 0v,
$+ 20ns 0v, 20.5ns 5v, 40ns 5v R
x8 I8 drive PAD8x TS FAST PPUB TTL chipvdd chipqnd
+ xil iob xil sig=0 xil dtemp=0 xil shrink=1 M=gates
x1 I1 gnd PAD1x TS FAST PPUB TTL chipvdd chipgnd
+ xil iob xil sig=0 xil dtemp=0 xil shrink=1 m=1
*Control Settings
rts ts chipqnd 1
rfast fast chipvdd 1
rppub ppub chipgnd 1
rttl ttl chipvdd 1
* pad model plcc84 rough estimates
lvdd vdd chipvdd L=3.0nh r=.02
lqnd qnd chipqnd L=3.0nh r=.02
```

```
lout8x outx pad8x L='5n/gates' r='0.05/gates'
lout1x outref pad1x L=5nh r=0.05
c_vdd_gnd chipydd chipgnd 100n
.eom
.end
```




Figure 14 Results of Ground Bounce Simulation

Coupled Line Noise

This example uses coupled noise to separate IOB parts. The output of one part drives the input of the other part through 0.6 inches of PCB. This example also monitors an adjacent quiet line.




Figure 15 Coupled Noise Simulation


Here's an example netlist for coupled noise simulation:

```
Input File, for qa8.sp test of xilinx 0.8u i/o buffers
.OPTION SEARCH='$installdir/parts/xilinx'
.op
.option nomod post=2
*.tran .1ns 5ns sweep xil_sig -3 3 3
.tran .1ns 15ns
.print v(out1x) v(out3x) i(vdd) v(irec)
vdd vdd qnd 5
vqnd return qnd 0
upower1 vdd return ioblvdd ioblgnd pcb power L=600mil
upower2 vdd return iob2vdd iob2gnd pcb power L=600mil
x4io iob1vdd iob1gnd out3x out1x outrec irec xil iob4
cout3x out3x iob1gnd 9pf
ulx outlx outrec ioblgnd i o in i o out iob2gnd pcb top
+ L=2000mil
xrec iob2vdd iob2gnd i o in i o out xil rec
.ic i o out Ov
.model pcb top u LEVEL=3 elev=1 plev=1 nl=2 llev=1
+ th=1.3mil ht=10mil sp=5mil kd=4.5 dlev=1 wd=8mil xw=-2mil
.model pcb power u LEVEL=3 elev=1 plev=1 nl=1 llev=1
+ th=1.3mil ht=10mil kd=4.5 dlev=1 wd=500mil xw=-2mil
.macro xil rec vdd gnd tri1 tri2
* example of 2 iobuffers in tristate
xtri1 Irec O pad tri1 TSrec FAST PPUB TTL
+ chipvdd chipgnd xil iob xil sig=0 xil dtemp=0 xil shrink=1
+ m=1
xtri2 Irec O pad tri2 TSrec FAST PPUB TTL
+ chipvdd chipgnd xil iob xil sig=0 xil dtemp=0
+ xil shrink=1 m=1
*Control Setting
rin output 0 chipqnd 1
rtsrec tsrec chipvdd 1
rfast fast chipvdd 1
rppub ppub chipgnd 1
rttl ttl chipvdd 1
* pad model plcc84 rough estimates
lvdd vdd chipvdd L=1nh r=.01
lgnd gnd chipgnd L=1nh r=.01
ltri1 tri1 pad tri1 L=3nh r=0.01
ltri2 tri2 pad tri2 L=3nh r=.01
c vdd gnd chipvdd chipgnd 100n
.eom
.macro xil iob4 vdd qnd out3x out1x outrec Irec
* example of 4 iobuffers simultaneously switching
* through approx. 3nh lead inductance
* 1 iob is a receiver (tristate)
vout O chipgnd pwl Ons Ov, 1ns Ov, 1.25ns 4v, 7ns 4v,
+ 7.25ns 0v, 12ns 0v R
```

HSPICE® Signal Integrity User Guide A-2007.12

```
x3 I3 O PAD3x TS FAST PPUB TTL chipvdd chipgnd xil iob
+ xil sig=0 xil dtemp=0 xil shrink=1 m=3
x1 I1 O PAD1x TS FAST PPUB TTL chipvdd chipgnd xil iob
+ xil siq=0 xil dtemp=0 xil shrink=1 m=1
xrec Irec O PADrec TSrec FAST PPUB TTL chipvdd chipgnd xil iob
+ xil sig=0 xil dtemp=0 xil shrink=1 m=1
* control settings
rts ts chipgnd 1
rtsrec tsrec chipvdd 1
rfast fast chipvdd 1
rppub ppub chipgnd 1
rttl ttl chipvdd 1
* pad model plcc84 rough estimates
lvdd vdd chipvdd L=1nh r=.01
lgnd gnd chipgnd L=1nh r=.01
lout3x out3x pad3x L=1nh r=.0033
lout1x out1x pad1x L=4nh r=0.01
loutrec outrec padrec L=4nh r=.01
c vdd gnd chipvdd chipgnd 100n
.eom
.end
```





The I/O block model description:

- * INPUT/OUTPUT BLOCK MODEL
- * PINS:
- * I OUTPUT OF THE TTL/CMOS INPUT RECEIVER.
- * O INPUT TO THE PAD DRIVER STAGE.
- * PAD BONDING PAD CONNECTION.
- * TS THREE-STATE CONTROL INPUT. HIGH LEVEL
- * DISABLES PAD DRIVER.
- * FAST SLEW RATE CONTROL. HIGH LEVEL SELECTS FAST SLEW RATE.
- * PPUB PAD PULLL-UP ENABLE. ACTIVE LOW.
- * TTL CMOS/TTL INPUT THRESHOLD SELECT. HIGH SELECTS TTL.
- * VDD POSITIVE SUPPLY CONNECTION FOR INTERNAL CIRCUITRY.
- * ALL SIGNALS ABOVE ARE REFERENCED TO NODE 0.
- * THIS MODEL CAUSES SOME DC CURRENT TO FLOW
- * INTO NODE 0, WHICH IS AN ARTIFACT OF THE MODEL.
- * GND CIRCUIT GROUND

The buffer module description:

```
* THIS SUBCIRCUIT MODELS THE INTERFACE BETWEEN XILINX
* 3000 SERIES PARTS AND THE BONDING PAD. IT IS NOT
* USEFUL FOR PREDICTING DELAY TIMES FROM THE OUTSIDE
* WORLD TO INTERNAL LOGIC IN THE XILINX CHIP. RATHER,
* IT CAN BE USED TO PREDICT THE SHAPE OF WAVEFORMS
* GENERATED AT THE BONDING PAD AS WELL AS THE RESPONSE
* OF THE INPUT RECEIVERS TO APPLIED WAVEFORMS.
* THIS MODEL IS INTENDED FOR USE BY SYSTEM DESIGNERS
* WHO ARE CONCERNED ABOUT TRANSMISSION EFFECTS IN
* CIRCUIT BOARDS CONTAINING XILINX 3000 SERIES PARTS.
* THE PIN CAPACITANCE AND BONDING WIRE INDUCTANCE,
* RESISTANCE ARE NOT CONTAINED IN THIS MODEL. THESE
* ARE A FUNCTION OF THE CHOSEN PACKAGE AND MUST BE
* INCLUDED EXPLICITLY IN A CIRCUIT BUILT WITH THIS
* SUBCIRCUIT.
* NON-IDEALITIES SUCH AS GROUND BOUNCE ARE ALSO A
* FUNCTION OF THE SPECIFIC CONFIGURATION OF THE
* XILINX PART, SUCH AS THE NUMBER OF DRIVERS WHICH
* SHARE POWER PINS SWITCHING SIMULTANEOUSLY. ANY
* SIMULATION TO EXAMINE THESE EFFECTS MUST ADDRESS
* THE CONFIGURATION-SPECIFIC ASPECTS OF THE DESIGN.
.SUBCKT XIL IOB I O PAD IO TS FAST PPUB TTL VDD GND
+ XIL SIG=0 XIL DTEMP=0 XIL SHRINK=1
.prot FREELIB
;]= $.[;qW.261DW3Eu0
VO\;:n[ $.[;qW.2'4%S+%X;:0[(3'1:67*8-:1:\[
kp39H2J9#Y0%XpVY#0!rDI$UqhmE%:\7%(3e%:\7\50)1-5i# ;
.ENDS XIL IOB
```

HSPICE® Signal Integrity User Guide A-2007.12

Chapter 1: Introduction Simulating Circuits with Xilinx FPGAs

S-parameter Modeling Using the S-element

Describes S-parameter and SP modeling as well as other topics related to the S-element.

You can use the S-element to describe a multi-terminal network circuit analyses within most HSPICE and RF analyses. (The exception is Shooting-Newton SN analysis.)

These topics are discussed in the following sections:

- S-parameter Model
- Mixed-Mode S-parameters
- Small-Signal Parameter Data Frequency Table Model (SP Model)
- S Model Data Smoothing

For more information about using the S-element (S-parameter) for mixed-mode analysis, see S-element (Generic Multiport) in the HSPICE User Guide: Simulation and Analysis.

S-parameter Model

You can use small-signal parameters at the network terminals to characterize linear or non-linear networks that have sufficiently small signals. After you set the parameters, you can simulate the block in any external circuit. S-parameters are widely used to characterize a linear network especially among designers of high-frequency circuits.

S-parameters (S) in multiport networks are defined as $b = S \cdot a$

In the preceding equation, *a* is an incident wave factor, and *b* is a reflected wave vector, defined as follows:

Chapter 2: S-parameter Modeling Using the S-element

S-parameter Model

Equation 1
$$a = Y_r^{1/2} \cdot v_f = Z_r^{1/2} \cdot i_f$$

Equation 2 $b = Y_r^{1/2} \cdot v_b = Z_r^{1/2} \cdot i_b$

The preceding equations use the following definitions:

- v_f is the forward voltage vector.
- v_b is the backward voltage vector.
- i_r is the forward current vector.
- i_b is the backward current vector.
- Z_r is the characteristic impedance matrix of the reference system.
- Y_r is the characteristic admittance matrix.
- Z_r and Y_r satisfy the relationship $Y_r = Z_r^{-1}$

The S-parameters are frequency-dependent. When all ports are terminated with impedance matching, the forward wave is zero. This is because there is no reflection if the ports have no voltage/current source.

Using the Scattering Parameter Element

The S- (scattering) element gives you a convenient way to describe a multiterminal network. You can use the S-element in conjunction with the generic frequency-domain model (.MODEL SP), or data files that describe frequencyvarying behavior of a network, and provide discrete frequency-dependent data such as a Touchstone file and a Common Instrumentation Transfer and Interchange (CITI) file. See the HSPICE User Guide: Simulation and Analysis for more information.

In particular, the S-parameter in the S-element represents the generalized scattering parameter (S) for a multi-terminal network.

The S-parameter and the Y-parameter satisfy the following relationship:

Equation 3 $Y = Y_{rs}(I-S)(I+S)^{-1}Y_{rs}$

where Y_r is the characteristic admittance matrix of the reference system. The following formula relates Y_r to the Z_r characteristic impedance matrix:

Equation 4 $Y_r = Z_{r'}^{-1} Y_{rs} Y_{rs} = Y_{r'} Z_{rs} Z_{rs} = Z_r$

Similarly, you can convert the Y-parameter to the S-parameter as follows:

Equation 5 $S = (I + Z_{rs}YZ_{rs})^{(-1)}(I - Z_{rs}YZ_{rs})$

S-element Syntax

Use the following S-element syntax to show the connections within a circuit:

```
Sxxx nd1 nd2 ... ndN ndRef
+ <MNAME=Smodel_name> <FQMODEL=sp_model_name>
+ <TYPE=[s|y]> <Zo=[value | vector_value]>
+ <FBASE = base_frequency> <FMAX=maximum_frequency>
+ <PRECFAC=val> <DELAYHANDLE=[1|0|ON|OFF]>
+ <DELAYFREQ=val>
+ <INTERPOLATION=STEP|LINEAR|SPLINE|HYBRID>
+ <INTDATTYP =[RI|MA|DBA]> <HIGHPASS=[1|2|3|4]>
+ <LOWPASS=[0|1|2]3> <MIXEDMODE=[0|1]>
+ <DATATYPE=data_string>
+ <NOISE=[1|0]> <NoiPassiveChk=1|0> <DTEMP=val>
+ <PASSIVE=[0|1]>
+ <RATIONAL_FUNC=[0|1]> <RATIONAL_FUNC_REUSE=[0|1]>
+ <STAMP=[S|Y|YSTS|SSTS]>
```

Parameter	Description
nd1 nd2ndN	Nodes of an S-element (see Figure 17 on page 34) and Node Example. Three kinds of definitions are present:
	 With no reference node ndRef, the default reference node is GND. Each node ndi (i=1~N) and GND construct one of the N ports of the S-element. With one reference node, ndRef is defined. Each node ndi (i=1~N) and the ndRef construct one of the N ports of the S-element. With an N reference node, each port has its own reference node. You can write the node definition in a clearer way as: nd1+ nd1- nd2+ nd2 ndN+ ndN- Each pair of the nodes (ndi+ and ndi-, i=1~N) constructs one of the N ports of the S-element.

Parameter	Description
ndRef	Reference node
MNAME	Name of the S model
FQMODEL	Frequency behavior of the parametersMODEL statement of sp type, which defines the frequency-dependent matrices array
TYPE	Parameter type: S: (scattering) (default) Y: (admittance)
Zo	Characteristic impedance value for the reference line (frequency- independent). For multiple terminals (N>1), HSPICE or HSPICE RF assumes that the characteristic impedance matrix of the reference lines is diagonal, and that you set diagonal values to Zo. Default=50 Ω .
FBASE	Base frequency to use for transient analysis. This value becomes the base frequency point for Inverse Fast Fourier Transformation (IFFT).
	 If you do not set this value, the base frequency is a reciprocal value of the transient period. If you do not set this value, the reciprocal value of risetime value is taken. (See .OPTION RISETIME in the HSPICE Reference Manual: Commands and Control Options for more information.) If you set a frequency that is smaller than the reciprocal value of the transient, then transient analysis performs circular convolution, and uses the reciprocal value of FBASE as its base period.
FMAX	Maximum frequency use in transient analysis. Used as the maximum frequency point for Inverse Fast Fourier Transformation (IFFT). See Predicting an Initial Value for FMAX in S-element Models.
PRECFAC	In almost all cases, you do not need to specify a value for this parameter. This parameter specifies the precondition factor keyword used for the precondition process of the S-parameter. A precondition is used to avoid an infinite admittance matrix. The default is 0.75, which is good for most cases. See also, Pre-Conditioning S-parameters.

Parameter	Description
DELAYHANDLE	Delay handler for transmission-line type parameters. Set DELAYHANDLE to ON (or 1) to turn on the delay handle; set DELAYHANDLE to OFF (or 0) to turn off (default). If DELAYHANDLE=1, the S-element extracts propagation delay to simplify transfer functions, then proceeds to approximation. The extracted delay is handled separately in the time domain. See also, Group Delay Handler in Time Domain Analysis.
DELAYFREQ	Delay frequency for transmission-line type parameters. The default is FMAX. If the DELAYHANDLE is set to OFF, but DELAYFREQ is nonzero, HSPICE still simulates the S-element in delay mode.
INTERPOLATION	The interpolation method:
	STEP: piecewise step
	SPLINE: b-spline curve fit
	LINEAR: piecewise linear (default)
	HYBRID: HSPICE combines different interpolation methods, and switches automatically between them to get the best accuracy. It is most useful for the S-parameters showing local resonances, and provides the proper interpolation method for each entry of the S matrix, which shows different behaviors.
INTDATTYP	Data type for the linear interpolation of the complex data.
	RI: real-imaginary based interpolation
	DBA: dB-angle based interpolation
	MA: magnitude-angle based interpolation (default)
HIGHPASS	Method to extrapolate higher frequency points. 0: cut off
	1: use highest frequency point
	2: perform linear extrapolation using the highest 2 points
	 apply the window function to gradually approach the cut-off level (default)
	4: Estimates average derivatives of the phase and magnitude from highest 10% of sampling points. Extrapolation is performed using the highest sampling point and these derivatives.

Parameter	Description
LOWPASS	Method to extrapolate lower frequency points.
	0: cut off
	1: use the magnitude of the lowest point
	perform linear extrapolation using the magnitude of the lowest two points
	3: perform rational function approximation based on low end frequency extrapolation
MIXEDMODE	Set to 1 if the parameters are represented in the mixed mode.
DATATYPE	A string used to determine the order of the indices of the mixed- signal incident or reflected vector. The string must be an array of a letter and a number (<i>Xn</i>) where:
	 X = D to indicate a differential term C to indicate a common term S to indicate a single (grounded) term n = the port number
NOISE	Activates thermal noise.
	1 (default): element generates thermal noise0: element is considered noiseless
NoiPassiveChk	Checks S-parameter for passivity in noise analysis (only).
	 1 (default): Checks for passivity; if it fails at any frequency, thermal noise is turned off for the specific frequency point. 0: Disables the passivity checker; thermal noise is always turned on.

Parameter	Description
DTEMP	Temperature difference between the element and the circuit, expressed in \times C. The default is 0.0.
	Element temperature is calculated as: T = Element temperature (×K) = 273.15 (×K) + circuit temperature (×C) + DTEMP (×C)
	Where circuit temperature is specified using either the .TEMP statement, or by sweeping the global TEMP variable in .DC, .AC, or .TRAN statements.
	When a .TEMP statement or TEMP variable is not used, the circuit temperature is set by .OPTION TNOM, which defaults to $25 \times C$ unless you use .OPTION SPICE, which raises the default to $27 \times C$.
PASSIVE	Activates passive checker to help debug passive models. The default is 0 for the S-element where 0=deactivate and 1=activate.The default tolerance value is TOL=1e-2. The eigenvalue vector of matrix (I-S*S') is "ev". Each of the elements of the eigenvalue vector is ev[i]. If RE(ev[i]) < -(TOL*0.1), a Warning message is issued and if RE(ev[i]) < -(TOL), an Error message is issued as follows:
	warning [model_name] passivity warning, real part of eigenvalue of (I-S*S') is smaller than < -1e-3 at F=xxxx. Simulation results may not be accurate.
	error [model_name] passivity violation, real part of eigenvalue of (I-S*S') is smaller than < -1e-2 at F=xxxx.
RATIONAL_FUNC	0: (default) performs the same as conventional S-element. FBASE/ FMAX-based linear convolution is performed.
	1: Performs rational function approximation then recursive convolution
RATIONAL_FUNC_ REUSE	The S-element rational function approximation process stores the fitting data into a binary file named MODEL_NAME.yrf (DEHAYHANDLE=0) or MODEL_NAME.yrfd (DELAYHANDLE=1). The S-element seeks these files and reuse when available, if RATIONAL_FUNC_REUSE=1 (default). Reusing rational function data increases efficiency especially for large systems. 0: discard previously extracted rational function data and re-run the rational function approximation
	1: (default) reuse rational function data if available

Parameter	Description
STAMP	Y: Conventional admittance based stamp
	S: Scattering parameter based stamp (Note 1)
	YSST: Admittance parameter based state space stamp (Note 2)
	 SSST: Scattering parameter based state space stamp (Note 2) Note 1: Although Y and S stamp types behave mathematically equivalent, when the S type is selected, the S-element activates a procedure to reduce memory consumption by taking matrices' sparseness into account. Note 2: YSTS and SSTS stamp methods may be activated when RATIONAL_FUNC=1 is used. The state space stamping embeds all the state variables for extracted rational function matrix into the modified nodal analysis (NMA) matrix instead of performing recursive convolution integration. Although this stamping method may incur additional computational cost, since it produces frequency invariant NMA matrix, it enables time domain steady state (so-called .SN in HSPICERF) analysis to handle frequency- dependent S-parameter blocks.

The nodes of the S-element must come first. If MNAME is not declared, you must specify the FQMODEL. You can specify all the optional parameters in both the S-element and S model statements, except for MNAME argument.

You can enter the optional arguments in any order, and the parameters specified in the element statement have a higher priority.




Figure 17 Terminal Node Notation

Node Example

The following example illustrates the *nd1 nd2...ndN—no reference*, *single reference*, and multi-reference parameters.

```
**S-parameter example
.opt post
.ac lin 500 1Hz 30MegHz
.tran 0.1ns 10ns
V1 n1 0 ac=1v PULSE 0v 5v 5n 0.5n 0.5n 25n
* no reference
S no ref n1 n2 mname=s model
* single reference
S one ref n1 n3 gnd mname=s model
*multi-reference
S multi ref n1 gnd n4 gnd mname=s model
Rt1 n2 0 50
Rt2 n3 0 50
Rt3 n4 0 50
* 50 ohm resistor
.MODEL s model S
+ N=2 FQMODEL=SFQMODEL TYPE=S Zo=50 50
.MODEL SFQMODEL SP N=2 SPACING=POI INTERPOLATION=LINEAR
+ MATRIX=NONSYMMETRIC
+ DATA=1
+ 1.0 0.333333333 0.0 0.6666666667 0.0 0.6666666667 0.0
0.333333333 0.0
.end
```

The S-element must have a call to one of the supported S-parameter file formats (Touchstone, Citi or .SC#). HSPICE gets the number of ports from the S-parameter file You can also explicitly specify N=n where 'n' is the number of ports.

- For n terminals, the S-element assumes no reference node.
- For n+1 terminals, the S-element assumes one reference node.
- For 2n terminals, the S-element assumes signal nodes and n reference nodes. Each pair of nodes is a signal and a reference node.

S Model Syntax

Use the following syntax to describe specific S models:

```
.MODEL Smodel name S
+ <N=dimension>
+ [FQMODEL=sp model name | TSTONEFILE=filename|
+ CITIFILE=filename]
+ <TYPE=[s|y] > <Zo=[value | vector value] >
+ <FBASE=base frequency> <FMAX=maximum frequency>
+ <INTERPOLATION=STEP|LINEAR|SPLINE|HYBRID>
+ <INTDATTYP = [RI | MA | DBA] >
+ <HIGHPASS=[0|1|2|3|4]> <LOWPASS=[0|1|2|3]>
+ <PRECFAC=val> <DELAYHANDLE=[1|0|ON|OFF]>
+ <DELAYFREQ=val> <MIXEDMODE=[0|1]>
+ <DATATYPE=data string> <XLINELENGTH=val> <PASSIVE=[0|1]>
+ <NoiPassiveChk [1|0]>
+ <SMOOTH=val> <SMOOTHPTS=val>
+ <RATIONAL FUNC=[0|1] > <RATIONAL FUNC REUSE=[0|1] >
+ RFMFILE=<file name>.rfm
```

+ $\langle STAMP = [S | Y | YSTS | SSTS] \rangle$

Parameter	Description
Smodel_name	Name of the S model.
S	Specifies that the model type is an S model.
Ν	S model dimension, which is equal to the terminal number of an S-element and excludes the reference node.
FQMODEL	Frequency behavior of the S,Y, or Z parametersMODEL statement of sp type, which defines the frequency-dependent matrices array.
TSTONEFILE	Name of a Touchstone file. Data contains frequency-dependent array of matrixes. Touchstone files must follow the .s#p file extension rule, where # represents the dimension of the network.
	For details, see <i>Touchstone® File Format Specification</i> by the EIA/ IBIS Open Forum (http://www.eda.org).

Parameter	Description
CITIFILE	Name of the CITIfile, which is a data file that contains frequency- dependent data.
	For details, see <i>Using Instruments with ADS</i> by Agilent Technologies (http://www.agilent.com).
TYPE	Parameter type:
	 S: (scattering) (default) Y: (admittance)
Zo	Characteristic impedance value of the reference line (frequency- independent). For multi-terminal lines (N>1), HSPICE assumes that the characteristic impedance matrix of the reference lines are diagonal, and their diagonal values are set to Zo. You can also set a vector value for non-uniform diagonal values. Use Zof to specify more general types of a reference-line system. The default is 50.
FBASE	Base frequency used for transient analysis. HSPICE uses this value as the base frequency point for Fast Inverse Fourier Transformation (IFFT).
	 If FBASE is not set, HSPICE uses a reciprocal of the transient period as the base frequency. If FBASE is set smaller than the reciprocal value of transient period, transient analysis performs circular convolution by using the reciprocal value of FBASE as a base period.
FMAX	Maximum frequency for transient analysis. Used as the maximum frequency point for Inverse Fast Fourier Transform (IFFT). See Predicting an Initial Value for FMAX in S-element Models.
INTERPOLATION	The interpolation method:
	STEP: piecewise step
	SPLINE: b-spline curve fit
	LINEAR: piecewise linear (default)
	HYBRID: HSPICE combines different interpolation methods, and switches automatically between them to get the best accuracy. It is most useful for the S-parameters showing local resonances, and provides the proper interpolation method for each entry of the S matrix, which shows different behaviors.

Parameter	Description
INTDATTYP	Data type for the linear interpolation of the complex data. RI: real-imaginary based interpolation DBA: dB-angle based interpolation MA: magnitude-angle based interpolation (default)
LOWPASS	 Specifies low-frequency extrapolation: 0: Use zero in Y dimension (open circuit). 1: Use lowest frequency (default). 2: Use linear extrapolation with the lowest two points. 3: Perform rational function approximation based on low end frequency extrapolation This option overrides EXTRAPOLATION in .MODEL SP.
HIGHPASS	 Specifies high-frequency extrapolation: 0: Use zero in Y dimension (open circuit). 1: Use highest frequency. 2: Use linear extrapolation with the highest two points. 3: Apply window function (default). 4: Estimates average derivatives of the phase and magnitude from highest 10% of sampling points. Extrapolation is performed using the highest sampling point and these derivatives. This option overrides EXTRAPOLATION in ,MODEL SP.
PRECFAC	In almost all cases, you do not need to specify a value for this parameter. This parameter specifies the precondition factor keyword used for the precondition process of the S-parameter. A precondition is used to avoid an infinite admittance matrix. The default is 0.75, which is good for most cases. See also, Pre-Conditioning S-parameters.
DELAYHANDLE	 Delay handler for transmission-line type parameters. 1 or ON activates the delay handler. 0 or OFF (default) deactivates the delay handler. You must set the delay handler, if the delay of the model is longer than the base period specified in the FBASE parameter. If you set DELAYHANDLE=OFF but DELAYFQ is not zero, HSPICE simulates the S-element in delay mode. See also, Group Delay Handler in Time Domain Analysis.

Parameter	Description
DELAYFREQ	Delay frequency for transmission-line type parameters. The default is FMAX. If the DELAYHANDLE is set to OFF, but DELAYFREQ is nonzero, HSPICE still simulates the S-element in delay mode.
MIXEDMODE	Set to 1 if the parameters are represented in the mixed mode.
DATATYPE	A string used to determine the order of the indices of the mixed- signal incident or reflected vector. The string must be an array of a letter and a number (Xn) where:
	 X = D to indicate a differential term C to indicate a common term S to indicate a single (grounded) term n = the port number
XLINELENGTH	The line length of the transmission line system where the S-parameters are extracted. This keyword is required only when the S Model is used in a W-element.
PASSIVE	Activates the passive checker to help debug passive models. The default is 0 for the S-element where $0 =$ deactivate and $1 =$ activate (for the W-element—Since the W-element is meant to model transmission lines, the parameter must always be passive). The default tolerance value is TOL=1e-2. The eigenvalue vector of matrix (I-S*S') is "ev". Each of the elements of the eigenvalue vector is ev[i].
	If RE(ev[i]) < -(TOL*0.1), a Warning message is issued and if RE(ev[i])< -(TOL), an Error message is issued as follows: **warning** [model_name] passivity warning, real part of eigenvalue of (I-S*S') is smaller than < -1e-3 at F=xxxx. Simulation results may not be accurate. **error** [model_name] passivity violation, real part of eigenvalue of (I-S*S') is smaller than < -1e-2 at F=xxxx.
NoiPassiveChk	 Checks S-parameter for passivity in noise analysis (only). 1 (default): Checks for passivity; if it fails at any frequency, thermal noise is turned off for the specific frequency point. 0: Disables the passivity checker; thermal noise is always turned on.

Chapter 2: S-parameter Modeling Using the S-element

Parameter	Description
SMOOTH	An integer value to choose one of following methods
	0: no smoothing (default)
	1: mean
	2: median
	3: 2nd order polynomial fit
	4: 4th order polynomial fit See S Model Data Smoothing on page 68.
SMOOTHPTS	An integer value to specify width of the smoothing window on each side of the target point. In total, $2^*x + 1$ point will be taken at each point calculation.
RATIONAL_FUNC	0: (default) performs the same as conventional S-element. FBASE/ FMAX-based linear convolution is performed.
	1: Performs rational function approximation then recursive convolution
RATIONAL_FUNC_ REUSE	The S-element rational function approximation process stores the fitting data into a binary file named MODEL_NAME.yrf (DEHAYHANDLE=0) or MODEL_NAME.yrfd (DELAYHANDLE=1). The S-element seeks these files and reuse when available, if RATIONAL_FUNC_REUSE=1 (default). Reusing rational function data increases efficiency especially for large systems.
	0: discard previously extracted rational function data and re-run the rational function approximation
	1: (default) reuse rational function data if available
RFMFILE	Specifies S-element rational function (RFM) file. See Accelerating S-element Time Domain Performance with Recursive Convolution, below.

Parameter	Description
STAMP	Y: Conventional admittance based stamp
	S: Scattering parameter based stamp (Note 1)
	YSST: Admittance parameter based state space stamp (Note 2)
	 SSST: Scattering parameter based state space stamp (Note 2) Note 1: Although Y and S stamp types behave mathematically equivalent, when the S type is selected, the S-element activates a procedure to reduce memory consumption by taking matrices' sparseness into account. Note 2: YSTS and SSTS stamp methods may be activated when RATIONAL_FUNC=1 is used. The state space stamping embeds all the state variables for extracted rational function matrix into the modified nodal analysis (NMA) matrix instead of performing recursive convolution integration. Although this stamping method may incur additional computational cost, since it produces frequency an invariant NMA matrix, it enables time domain steady state (so called .SN in HSPICERF) analysis to handle frequency- dependent S-parameter blocks.

The FQMODEL, TSTONEFILE, CITIFILE, and RFMFILE parameters describe the frequency-varying behavior of a network. Only specify one of the parameters in an S model card. If more than one method is declared, only the first one is used and HSPICE issues a warning message.

Pre-Conditioning S-parameters

Certain S-parameters, such as series inductor (2-port), show a singularity when converting S to Y parameters. To avoid this singularity, the S-element adds kR_{ref} series resistance to pre-condition S matrices:

Equation 6 $S' = [kI + (2-k)S][(2+k)I - kS]^{-1}$

- R_{ref} is the reference impedance vector.
- k is the pre-conditioning factor.

To compensate for this modification, the S element adds a negative resistor $(-kR_{ref})$ to the modified nodal analysis (NMA) matrix in actual circuit compensation. To specify this pre-conditioning factor, use the PREFAC keyword in the S model statement. The default pre-conditioning factor is 0.75.




Figure 18 Pre-Conditioning S-parameters

Group Delay Handler in Time Domain Analysis

The S-element accepts a constant group delay matrix in time-domain analysis. You can also express a weak dependence of the delay matrix on the frequency as a combination of the constant delay matrix and the phase shift value at each frequency point.

To activate or deactivate this delay handler, specify the DELAYHANDLE keyword in the S model statement.

The delay matrix is a constant matrix, which HSPICE RF extracts using finite difference calculation at selected target frequency points. HSPICE RF obtains the $T_{\alpha(i, j)}$ delay matrix component as:

Equation 7
$$\Gamma_{\omega(i, j)} = \frac{d\theta_{Sij}}{d\omega} = \frac{1}{2\pi} \cdot \frac{d\theta_{Sij}}{df}$$

- f is the target frequency, which you can set using DELAYFREQ. The default target frequency is the maximum frequency point.
- θ_{Sii} is the phase of Sij.

After time domain analysis obtains the group delay matrix, the following equation eliminates the delay amount from the frequency domain system-transfer function:

Equation 8
$$y'_{mn(\omega)} = y_{mn(\omega)} \times e^{j\omega T_m}$$

The convolution process then uses the following equation to calculate the delay:

Equation 9

$$i_{k(t)} = (y'_{k1(t)}, y'_{k2(t)}, ..., y'_{kN(t)}) \times (v_{1(t-T_{K1})}, v_{2(t-T_{K2})}, ..., v_{Nt-T_{KN}})^{T}$$

Accelerating S-element Time Domain Performance with Recursive Convolution

The convolution integral is commonly used to handle frequency-dependent transfer characteristics. To get a system response at time t, the convolution integral can be carried out as is shown in Equation 10:

Equation 10 (t) =
$$\int_{-\infty}^{t} h(t-r) \cdot x(\tau) d$$

where, $\mathfrak{c}(t)$, h(t), y(t) are input at t, system response function in time domain and output at t, respectively. As is observed from Equation 10, the convolution integral is computationally expensive especially if t becomes large, i.e, long transient simulation due to increasing time window for each time point evaluation. Conventional S-element obtains h(t) by applying IFFT (Inverse Fast Fourier Transfer) to the original system function in frequency domain and performs discrete linear convolution integral according to Equation 10.

On the other hand, in case h(t) can be described as an exponential decay function,

Equation 11 $h(t) = A \exp{-\omega_c t}$

$$Hs = \frac{A}{s + \omega_{0}}$$

Computational const of convolution integral Equation 10 on page 43 at time point t can be reduced using convolution result at previous time point. This technique is called recursive convolution. Since recursive convolution only requires numerical integration from previous time point to current, it saves computational time as well as storage for input signal history. As is noted, recursive convolution can be formulated only when the system response can be represented in certain forms of rational functions such as shown in Equation 12:

Equation 12
$$s_{row, col} \text{ or } y'_{row, col} \cong B + j\omega C + \sum_{k} \frac{Ar_{k}}{s + \omega r_{k}} + \sum_{l} \left(\frac{Ac_{l}}{s + \omega c_{l}} + \frac{Ac_{l}}{s + \omega c_{k}^{*}} \right)$$

Beginning with the 2007.03 release of HSPICE, when the RATIONAL_FUNC=1 keyword is set, HSPICE S-element generates a rational function matrix based on a given function and performs recursive convolution. Once the rational function is generated, the S-element stores the intermediate data for reuse in the following form: *MODEL_NAME.{yrf/yrfd}*.

When RATIONAL_FUNC_REUSE=1 is set, the S-element seeks an available data file and reuses it without running a redundant rational function generation process.

In the current release, HSPICE also accepts rational function data input as external input. The input file syntax is described in the following section, Rational Function Matrix (.rfm) File Format on page 44.

In the current release, HSPICE accepts S- or preconditioned Y- parameter matrices as expressions with pairs of poles and residues. In cases of frequency-dependent scattering parameters, S(), or preconditioned admittance parameter, Y'() can be represented as rational function matrix components as,

Equation 13 S' = $[\alpha I + (2 - \alpha)S][(2 + \alpha)I - \alpha S]^{-1}$

Equation 14 $Y' = Y_c^{\frac{1}{2}} [I - S'] [I + S']^{-1} Y_c^{\frac{1}{2}}$

Rational Function Matrix (.rfm) File Format

The **.rfm* file is divided into two parts:

- The header is made up of keywords and setup information for the entire system. This section (first five lines below) contains information about the data that follows, such as number of ports, matrix type, preconditioning factor, and reference impedance.
- The data field consists of rational function coefficients of each matrix component. Each matrix component begins with a BEGIN keyword and ends with the END keyword.

```
Version 200600
NPORT 2
MATRIX TYPE Y
PRECFAC 0.75
ZO 50
Begin 1 1
CONST 0.0
C 0.0
DELAY 0.0
BEGIN REAL 2
3.50774e+07 -4.54754e-05
2.37196e+08 -0.00327245
BEGIN COMPLEX 2
3.81668e+08 3.74508e+08 0.00583496 -2.54387
6.88144e+08 2.08242e+08 6.66955e-06 -2.78498
END
```

A single line can only contain single pairs of pole and residue. Therefore, two numbers must appear in a line for a real pole and four numbers must appear in a line for a complex pole. A single complex pole represents a complex conjugate pair of poles. An **.rfm* file does not need to include all the matrix components. In case certain terms are not found, S-element regards these terms as ones with no propagation. The comment special character is an exclamation point. Lines that begin with '!' are ignored

An RFM keyword (with no whitespace) is always the first word on the new line. The table below lists available keywords.

Keyword	Description
VERSION n	Version number
NPORT n	Number of ports
MATRIX_TYPE [S Y Z]	Currently, S and Y are supported.

Keyword Description SYMMETRIC This keyword indicates symmetric matrix. Only a single declaration must appear in the data field for transposing of pair of non-diagonal matrix components. ZO val(s) Reference impedance of ports. Real number impedance only. When a single value is specified, the value is applied to all the ports. A vector of values with the size of the number of port can also be specified. A single line can only contain single number. PRECFAC val Preconditioning factor; must be between 0.5 and 1.0 (0.5 < <1.0) Beginning of a matrix component specified by row and col. row BEGIN row col and col must be 1-based index of the matrix component. CONST val Constant term of the rational function "B" term of Equation 12 on page 44; if not specified, equals 0. C val Reactive term of the rational function "C" term of Equation 12 on page 44; if not specified, equals 0. DELAY val Propagation delay from port[col] to port[row]. Must be zero or a positive number. If not specified DELAY=0. BEGIN_REAL n Pairs of real poles and residues follow. Following each line must contain real pole and real residue in this order. If BEGIN REAL is not specified, no real pole will be constructed. Other keywords must appear before BEGIN_REAL. BEGIN_COMPLEX n Pairs of complex pole and residue follows. Following each line must contain real part and imaginary part of pole, real and imaginary part of residue in this order. Single complex pole and residue pair represents a conjugate pair of poles. If BEGIN_COMPLEX is not specified, no complex pole will be constructed. Other keywords must appear before BEGIN_COMPLEX. END End of the matrix component.

S-element Data File Model Examples

The S model statement samples shown in Example 1 and Example 2 generate the same results.

Example 1

S model statement code example.

```
s1 n1 n2 n3 n_ref mname=smodel
.model smodel s n=3 fqmodel=sfqmodel zo=50 fbase=25e6 fmax=1e9
s1 n1 n2 n3 n_ref fqmodel=sfqmodel zo=50 fbase=25e6 fmax=1e9
```

Example 2

In this example, the S model statement has the characteristic impedance equal 100 instead of the 50 as defined in smodel. The impedance changes because the parameters defined in the S Element statement have higher priority than the parameters defined in the S model statement.

```
s1 n1 n2 n3 n_ref mname=smodel zo=100
.model smodel s n=3 fqmodel=sfqmodel zo=50 fbase=25e6 fmax=1e9
```

Example 3

In this example, fqmodel, tstonefile, and citifile are all declared in smodel. HSPICE accepts tstonefile, ignores both fqmodel and citifile, and issues a warning message. It is illegal to define a tstonefile and CITIfile smodel in the same statement. This prevents conflicts in the frequency-varying behavior description of the network. From the tstonefile file extension .s3p, you can tell that the network has three ports.

```
s1 n1 n2 n3 n_ref mname=smodel
.model smodel s tstonefile=exp1.s3p fqmodel=sfqmodel
    citifile=exp1.citi0
```

Example 4

In this example, fqmodel is declared both in the S Element statement and the S model statement. Each statement refers to a different fqmodel, which is not allowed.

```
s1 n1 n2 n3 n_ref mname=smodel fqmodel=sfqmodel_1
.model smodel s n=3 fqmodel=sfqmodel_2
```

Example 5

This example shows a generic S-parameter statement using port elements. For information on port elements see Identifying Ports with the P-element in the *HSPICE User Guide: Simulation and Analysis.*

**S-parameter example .OPTION post .probe v(n2) P1 n1 0 port=1 Zo=50 ac=1v PULSE 0v 5v 5n 0.5n 0.5n 25n P2 n2 0 port=2 Zo=50 .ac lin 500 1Hz 30MegHz .tran 0.1ns 10ns * reference node is set S1 n1 n2 0 mname=s_model * S parameter .model s_model S TSTONEFILE = ss_ts.s2p Rt1 n2 0 50 .end

Example 6

This example shows the option line and noise parameters of a Touchstone file.

```
1
! touchstone file example
1
# Hz S MA R 50.0000
0.00000 0.637187 180.000 0.355136 0.00000
0.355136 0.00000 0.637187 180.000
. . . . . .
! # HZ S DB R 50.0000
! 0.00000 -3.91466 180.000 -8.99211 0.00000
! -8.99211 0.00000 -3.91466 180.000
! . . . . . .
!
!# Hz S RI R 50.0000
! 0.00000 -0.637187 0.00000 0.355136 0.00000
! 0.355136 0.00000 -0.637187 0.00000
! . . . . . .
T.
! 2-port noise parameter
! frequency[Hz] Nfmin[dB] GammaOpt(M) GammaOpt(P) RN/Zo
0.0000 0.29166 0.98916 180.00 0.11055E-03
0.52632E+08 6.2395 0.59071 -163.50 0.32868
0.10526E+09 7.7898 0.44537 175.26 0.56586
! . . . . . .
! end of file
```

Example 7

This example shows an S-parameter statement using port elements and its referenced CITI file. For information on port elements see the Identifying Ports with the P-element. in the HSPICE User Guide: Simulation and Analysis.

```
**S-parameter
.OPTION post
.probe v(n2)
P1 n1 0 port=1 Zo=50 ac=1v PULSE 0v 5v 5n 0.5n 0.5n 25n
P2 n2 0 port=2 Zo=50
.ac lin 500 1Hz 30MegHz
.tran 0.1ns 10ns
*reference node is set
*S1 n1 n2 0 mname=s_model
* use default reference node
S1 n1 n2 mname=s_model
* S parameter
.model s_model S CITIFILE = ss_citi.citi Zo=50
Rt1 n2 0 50
.end
```

S-element Noise Model

This section describes how the S-element supports two-port noise parameters and multiport passive noise models.

Two-Port Noise Parameter Support in Touchstone Files

The S-element is capable of reading in two-port noise parameter data from Touchstone data files and then transform the raw data into a form used for .NOISE and .lin 2pnoise analysis.

For example, you can represent a two-port with an S-element and then perform a noise analysis (or any other analysis). The S-element noise model supports normal and two-port (.NOISE and .LIN noisecalc=1). See Noise Parameters in 2-Port and N-Port Networks.

Note:

Because Touchstone files currently provide only two-port noise parameters, this type of noise model only supports two-port S-parameter noise analysis for both passive and active systems.

Input Interface

The frequency-dependent two-port noise parameters are provided in a network description block of a Touchstone data file following the S-parameter data block.

The noise parameter data is typically organized by using the following syntax:

Chapter 2: S-parameter Modeling Using the S-element

S-parameter Model

```
frequency[Hz] Nfmin[dB] GammaOpt(M) GammaOpt(P) RN/Zo
{ ...data... }
```

Where:

- frequency = frequency in units
- Nfmin[dB] = minimum noise figure (in dB)
- GammaOpt (M) = magnitude of reflection coefficient needed to realize Fmin
- GammaOpt (P) = phase (in degrees) of reflection coefficient needed to realize Fmin
- RN/Zo = normalized noise resistance
- ! = indicates a comment line


For example:

```
! 2-port noise parameter
! frequency[Hz] Nfmin[dB] GammaOpt(M) GammaOpt(P) RN/Zo
0.0000 0.29166 0.98916 180.00 0.11055E-03
0.52632E+08 6.2395 0.59071 -163.50 0.32868
0.10526E+09 7.7898 0.44537 175.26 0.56586
```

Both GammaOpt and RN/Zo values are normalized with respect to the characteristic impedance, Zo, specified in the header of the Touchstone data file. HSPICE reads this raw data and converts it to a coefficient of the noisecurrent correlation matrix. This matrix can be stamped into an HSPICE noise analysis as two correlated noise current sources: j_1 and j_2 , as shown here:

$$C = \begin{bmatrix} \overline{|j_1|^2} & \overline{j_1 j_2^*} \\ \overline{j_2 j_1^*} & \overline{|j_2|^2} \end{bmatrix}$$

The noise-current correlation matrix represents the frequency-dependent statistical relationship between two noise current sources, j_1 and j_2 , as illustrated in the following figure.



Output Interface

HSPICE creates a *.lis* output list file that shows the results of a noise analysis just as any other noisy elements. The format is as following:

```
**** s element squared noise voltages (sq v/hz)
element 0:s1
N11
         data
r(N11)
         data
N12
          data
         data
r(N12)
N21
         data
r(N21)
         data
         data
N22
         data
r(N22)
       data
total
```

Where:

- N11 = contribution of j₁ to the output port
- r (N11) = transimpedance of j₁ to the output port
- N12 = contribution of j₁j₂* to the output port
- r (N12) = transimpedance of j₁ to the output port
- N21 = contribution of j₂j₁* to the output port
- r (N21) = transimpedance of j₂ to the output port
- N22 =contribution of j_2 to the output port
- r(N22) = transimpedance of j_2 to the output port
- total = contribution of total noise voltage of the S Element to the output port.

Notifications and Limitations

Because Touchstone files currently provide only two-port noise parameters, this type of noise model only supports two-port S-parameter noise analysis for both passive and active systems.

Multiport Noise Model for Passive Systems

Multiport passive and lossy circuits, such as transmission lines and package parasitics, can exhibit considerable thermal noise. The passive noise model is

used to present such thermal noise for the S-element representing such circuits. The S-element passive noise model supports normal, two-port and multi-port noise analysis (.NOISE=1) and .LIN noisecalc=1 for two-port and .LIN noisecalc=2 for N-port]).

Input Interface

To trigger a passive multiport noise model, the NOISE and DTEMP keywords in an S-element statement are used:

Sxxx n1...nN
+ ...
+ <NOISE=[1|0] > <DTEMP=value>


Parameter	Description
NOISE	Activates thermal noise.
	1 (default): element generates thermal noise0: element is considered noiseless
DTEMP	Temperature difference between the element and the circuit, expressed in \times C. The default is 0.0.
	Element temperature is calculated as: T = Element temperature (°K) = 273.15 (°K) + circuit temperature (°C) + DTEMP (°C)
	Where circuit temperature is specified using either the .TEMP statement, or by sweeping the global TEMP variable in .DC, .AC, or .TRAN statements.
	When a .TEMP statement or TEMP variable is not used, the circuit temperature is set by .OPTION TNOM, which defaults to 25° C unless you use .OPTION SPICE, which raises the default to 27° C.

When NOISE=1, HSPICE generates a N×N noise-current correlation matrix from the N×N S-parameters according to Twiss' Theorem. The result can be stamped into an HSPICE noise analysis as N-correlated noise current sources: j_i (i=1~N), as shown below:

Equation 15
$$C = 2kT(Y + Y^*T) = \begin{bmatrix} \overline{j_1 j_2}^2 & ... & ... & ... \\ \overline{j_2 j_1}^2 & \overline{j_2 j_2}^2 & ... & ... & ... \\ ... & ... & ... & ... \\ ... & ... & ... & ... \\ ... & ... & ... & ... \\ \overline{j_N j_1}^* & \overline{j_N j_2}^* & ... & ... & ... \\ \overline{j_N j_2}^2 & ... & ... & ... \\ ... & ... &$$

Where $Y = Y_c(I-S)(I+S)^{-1}$

The noise-current correlation matrix represents the frequency-dependent statistical relationship between N noise current sources, j_i (i=1~N), shown in the following figure.



Output Interface

HSPICE creates a .*lis* output list file that shows the results of a noise analysis just as any other noisy elements. The format is as following:

```
**** s element squared noise voltages (sq v/hz)
element 0:s1
N(i,j) data
r(N(i,j)) data
... i,j = 1~N ...
total data
```

Where:

HSPICE® Signal Integrity User Guide A-2007.12

- N(i,j) = contribution of j_ij_i* to the output port
- r (N(i,j)) = transimpedance of j_i to the output port
- total = contribution of total noise voltage of the S-element to the output port.


Notifications and Limitations


Because the S-element can support two kinds of noise models, the priority is:

- For multiport (N≠2) S-elements, only passive noise models are considered in noise analysis. If NOISE=0, the system is considered as noiseless.
- For two-port S-elements, if two-port noise parameters are provided in a Touchstone file, the noise model is generated from those two-port noise parameters. If two-port noise parameters are not provided and NOISE=1, then a passive noise model is triggered. Otherwise, the system is considered as noiseless.

Mixed-Mode S-parameters

Mixed-mode refers to a combination of Differential and Common mode characteristics in HSPICE linear network analysis by using the S-element.





- You can use mixed-mode S-parameters only with a single pair of transmission lines (4 ports).
- Nodes 1 and 3 are the ports for one end of the transmission-line pair.

Nodes 2 and 4 are the ports for the opposite end of the transmission-line pair.

Relating Voltage and Current Waves to Nodal Waves

The following figure and set of equations include common and differential mode voltage and current waves, relating them to nodal waves. Although you can apply mixed-mode data propagation to an arbitrary number of pairs of transmission lines, a single pair model is used here.

Figure 20 shows a schematic of symmetric coupled pair transmission lines commonly used for the differential data transfer system.




Figure 20 Schematic of Symmetric Coupled-Pair Transmission Line

Solving the telegrapher's equation, you can represent nodal voltage and current waves of the data transfer system as:

Equation 16
$$v_1 = A_1 e^{-\gamma_e x} + A_2 e^{\gamma_e x} + A_3 e^{-\gamma_o x} + A_4 e^{\gamma_o x}$$

Equation 17 $v_3 = A_1 e^{-\gamma_e x} + A_2 e^{\gamma_e x} - A_3 e^{-\gamma_o x} - A_4 e^{\gamma_o x}$

Equation 18
$$i_1 = \frac{A_1}{Z_e}e^{-\gamma_e x} - \frac{A_2}{Z_e}e^{\gamma_e x} + \frac{A_3}{Z_o}e^{-\gamma_o x} - \frac{A_4}{Z_o}e^{\gamma_o x}$$

Equation 19
$$i_3 = \frac{A_1}{Z_e} e^{-\gamma_e x} - \frac{A_2}{Z_e} e^{\gamma_e x} + -\frac{A_3}{Z_o} e^{-\gamma_o x} + \frac{A_4}{Z_o} e^{\gamma_o x}$$

Where:

- ge is the propagation constant for even mode waves.
- go is the propagation constant for odd mode waves.
- Ze is the characteristic impedance for even mode waves.

- Zo is the characteristic impedance for odd mode waves.
- A₁ and A₃ represent phasor coefficients for the forward propagating modes.

 A_2 and A_4 represent phasor coefficients for the backward propagating modes.

Each voltage and current pair at each node represents a single propagating signal wave referenced to the ground potential. This type of expression is called nodal wave representation.

Characterizing Differential Data Transfer Systems

The following equations use differential and common mode waves to characterize differential data transfer systems. The difference of the nodal wave defines the voltage and current of the differential wave:

Equation 20 $v_{dm} \equiv v_1 - v_3$

Equation 21 $i_{dm} \equiv \frac{1}{2}(i_1 - i_3)$

Common mode voltage and current are defined as:

Equation 22 $v_{cm} = \frac{1}{2}(v_1 + v_3)$

Equation 23 $i_{cm} \equiv i_1 + i_3$

Deriving a Simpler Set of Voltage and Current Pairs

In the following example, substituting equations 2 and 3 into equation 1 derives a simpler set of voltage and current pairs:

Equation 24
$$v_{dm} = 2(A_3 e^{-\gamma_o x} + A_4 e^{-\gamma_o x})$$

Equation 25 $v_{cm} = A_1 e^{-\gamma_e x} + A_2 e^{\gamma_e x}$
Equation 26 $i_{dm} = \frac{A_3}{Z_o} e^{-\gamma_o x} - \frac{A_4}{Z_o} e^{\gamma_o x}$

Equation 27
$$i_{cm} = 2\left(\frac{A_1}{Z_e}e^{-\gamma_e x} - \frac{A_2}{Z_e}e^{\gamma_e x}\right)$$

You can also relate characteristic impedances of each mode to the even and odd mode characteristic impedances:

$$Z_{dm} \equiv 2Z_o$$
 and $Z_{cm} \equiv \frac{Z_e}{2}$

Having defined a generalized parameter power wave in this example, you can now define differential normalized waves at port 1 and port 2:

$$a_{dm1} \equiv \frac{v_{dm} + Z_{dm}i_{dm}}{2\sqrt{Z_{dm}}} \bigg|_{x=0} \text{ and } a_{dm2} \equiv \frac{v_{dm} + Z_{dm}i_{dm}}{2\sqrt{Z_{dm}}} \bigg|_{x=L}$$
$$b_{dm1} \equiv \frac{v_{dm} - Z_{dm}i_{dm}}{2\sqrt{Z_{dm}}} \bigg|_{x=0} \text{ and } b_{dm2} \equiv \frac{v_{dm} - Z_{dm}i_{dm}}{2\sqrt{Z_{dm}}} \bigg|_{x=L}$$

Similarly, you can define common mode normalized waves as:

$$a_{cm1} \equiv \frac{v_{cm} + Z_{cm}i_{cm}}{2\sqrt{Z_{cm}}} \bigg|_{x=0} \text{ and } a_{cm2} \equiv \frac{v_{cm} + Z_{cm}i_{cm}}{2\sqrt{Z_{cm}}} \bigg|_{x=L}$$
$$b_{cm1} \equiv \frac{v_{cm} - Z_{cm}i_{cm}}{2\sqrt{Z_{cm}}} \bigg|_{x=0} \text{ and } b_{cm2} \equiv \frac{v_{cm} - Z_{cm}i_{cm}}{2\sqrt{Z_{cm}}} \bigg|_{x=L}$$

You can then specify S-parameters for mixed-mode waves as ratios of these waves:

Equation 28
$$\begin{bmatrix} b_{dm1} \\ b_{dm2} \\ b_{cm1} \\ b_{cm2} \end{bmatrix} = S_{mixed} \begin{bmatrix} a_{dm1} \\ a_{dm2} \\ a_{cm1} \\ a_{cm2} \end{bmatrix}, \quad S_{mixed} = \begin{bmatrix} S_{dd} & S_{dc} \\ S_{cd} & S_{cc} \end{bmatrix}$$

Where,

- S_{dd} is the differential-mode S-parameter
- S_{cc} is the common-mode S-parameter
- S_{cd} and S_{dc} represent the mode-conversion or cross-mode S-parameters

Based on these definitions, you can linearly transform nodal wave (standard) S-

parameters and mixed mode S-parameters: $M \cdot S_{standard} \cdot M^{-1} = S_{mixed}$

The M transformation matrix is:
$$M = \frac{1}{\sqrt{2}} \begin{bmatrix} 1 & 0 & -1 & 0 \\ 0 & 1 & 0 & -1 \\ 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 \end{bmatrix}$$

Using the Mixed-Mode S-parameters (S-element)

The S-element can recognize and parse the mixed-mode S-parameters when the mixedmode=1 keyword is set. Any other keywords besides mixedmode and datatype remain the same. Use the following syntax for a mixed-mode S-parameter.

```
Sxxx p1+ <p1-> p2+ <p2-> p3+ <p3->...[n_ref] mname=Smodel
.MODEL Smodel S ...
[+ mixedmode=<0 | 1>]
[+ datatype=XiYjZk...]
```

Parameter	Description
pn+, pn-	Positive and negative terminals of the port n, respectively. The port numbers must be in increasing order corresponding to the S matrices notation.
	 If the port is in mixed mode (balanced) one, both positive and negative terminal names are required in series If the port is single-ended, only one terminal name is required.
mixedmode	When mixedmode=1, the t the element knows that the S-parameters are defined in mixed mode. The default is 0 (standardmode)
datatype	A string that determines the order of indices of the incident or reflected vectors (a and b) in Equation 8. The string must be an array of pairs that consists of a letter and a number (for example, Xn), where X=
	 D or d to indicate differential term C or c to indicate common term S, s, G or g to indicate single (grounded) term and n = port number.

The definition datatype = D1D2C1C2 is the default for a 2-balanced port network and specifies the nodal relationship of the following equation:

 $a_{\text{standard}} = [a_{1+} a_{1-} a_{2+} a_{2-}]^T \le a_{\text{mixed}} = [a_{d1} a_{d2} a_{c1} a_{c2}]^T$ Where:

- a₁₊ is the incident wave goes into positive terminal of the port 1
- a₁₋ is the incident wave goes into negative terminal of the port 1
- a₂₊ is the incident wave goes into positive terminal of the port 2

 a_{2-} is the incident wave goes into negative terminal of the port 2

You can also derive the nodal relationship of the reflection wave in the same way. Nodes are assigned from the given s-matrices to the S Element in the order of $a_{standard}$. For example, incident and reflected waves at the positive terminal of the 1(a_{1+} , b_{1+}) port appear at the first node of the S Element.

The definition datatype = D1C1S2 specifies the nodal relationship of the following equation:

 $a_{standard} = [a_{1+} a_{1-} a_2]^T \iff a_{mixed} = [a_{d1} a_{c1} a_{s2}]^T$

The default of nodemap is nodemap=D1D2...DnC1C2...Cn, which is available for systems with mixed-mode (balanced) ports only.

Mixed-Mode S-parameter Netlist Examples

Example 1: Differential Transmission Line Pair

You can find an example netlist for a differential transmission line pair in the following directory:

\$installdir/demo/hspice/sparam/mixedmode_s.sp

Example 2: Differential Amplifier

You can find an example netlist for a differential amplifier in the following

directory: \$installdir/demo/hspice/sparam/diffamp_s.sp

Small-Signal Parameter Data Frequency Table Model (SP Model)

The small-signal parameter data frequency table model (SP model) is a generic model that describes frequency-varying behavior.

Small-Signal Parameter Data Frequency Table Model (SP Model)

SP Model Syntax

.MODEL name sp [N=val FSTART=val FSTOP=val NI=val

- + SPACING=val MATRIX=val VALTYPE=val INFINITY=matrixval
- + INTERPOLATION=val EXTRAPOLATION=val] [DATA=(npts ...)]
- + [DATAFILE=filename]

Parameter	Description
name	Model name.
Ν	Matrix dimension (number of signal terminals). Default is 1. If you use a value other than the default, you must specify that value before you set INFINITY and DATA.
FSTART	Starting frequency point for data. Default=0.
FSTOP	Final frequency point for data. Use this parameter only for the LINEAR and LOG spacing formats.
NI	Number of frequency points per interval. Use this parameter only for the DEC and OCT spacing formats. Default=10.
SPACING	 Data sample spacing format: LIN (LINEAR): uniform spacing with frequency step of (FSTOP-FSTART)/(npts-1). The default. OCT: octave variation with FSTART as the starting frequency, and NI points per octave. npts sets the final frequency. DEC: decade variation with FSTART as the starting frequency, and NI points per decade. npts sets the final frequency. LOG: logarithmic spacing. FSTART and FSTOP are the starting and final frequencies. POI: non-uniform spacing. Pairs data (NONUNIFORM) points with frequency points.
MATRIX	 Matrix (data point) format: SYMMETRIC: symmetric matrix. Specifies only lower-half triangle of a matrix (default). HERMITIAN: similar to SYMMETRIC; off-diagonal terms are complex-conjugates of each other. NONSYMMETRIC: non-symmetric (full) matrix.

Parameter	Description
VALTYPE	 Data type of matrix elements: REAL: real entry. CARTESIAN: complex number in real/imaginary format (default). POLAR: complex number in polar format. Specify angles in radians.
INFINITY	Data point at infinity. Typically real-valued. This data format must be consistent with MATRIX and VALTYPE specifications. npts does not count this point.
INTERPOLATION	 Interpolation scheme: STEP: piecewise step. This is the default. LINEAR: piecewise linear. SPLINE: b-spline curve fit.
EXTRAPOLATION	 Extrapolation scheme during simulation: NONE: no extrapolation is allowed. Simulation terminates if a required data point is outside of the specified range. STEP: uses the last boundary point. The default. LINEAR: linear extrapolation by using the last two boundary points. If you specify the data point at infinity, then simulation does not extrapolate and uses the infinity value.
npts	Number of data points.
DC	Data port at DC. Normally real-valued. This data format must be consistent with MATRIX and VALTYPE specifications. npts does not count this point. You must specify either the DC point or the data point at frequency=0.

Chapter 2: S-parameter Modeling Using the S-element

Small-Signal Parameter Data Frequency Table Model (SP Model)

Parameter	Description
DATA	 Data points. Syntax for LIN spacing: .MODEL name sp SPACING=LIN [N=dim] FSTART=f0 + DF=f1 DATA=npts d1 d2 Syntax for OCT or DEC spacing: .MODEL name sp SPACING=DEC or OCT [N=dim] + FSTART=f0 NI=n_per_intval DATA=npts d1 d2 Syntax for POI spacing: .MODEL name sp SPACING=NONUNIFORM [N=dim] + DATA=npts f1 d1 f2 d2
DATAFILE	Data points in an external file. This file must contain only raw numbers without any suffixes, comments or continuation letters. The first number in the file must be an integer value to indicate the number of sampling points in the file. Then, sampling data must follow. The order of sampling data must be the same as in the DATA statement. This data file has no limitation on line length so you can enter a large number of data points.

Note:

Interpolation and extrapolation occur after the simulator internally converts the Z and S-parameter data to Y-parameter data.

Four Valid Forms of the SP Model

The four sample files below are valid forms of the SP model.

SP Model 1: Symmetric complex matrices in linear frequency spacing

```
.MODEL fmod SP N=2 FSTOP=30MegHz
+ DATA = 2
* matrix at f=0
+ 0.02 0.0
* Re(Y11) Im(Y11)
+ -0.02 0.0 0.02 0.0
* Im(Y21) Im(Y21) (= Y21) Re(Y22) Im(Y22)
* matrix at f=30MHz
+ 0.02 0.0
* Re(Y11) Im(Y11)
+ -0.02 0.0 0.02 0.0
* Im(Y21) Im(Y21) (= Y21) Re(Y22) Im(Y22)
```

SP Model 2: Non-symmetric complex matrices in linear frequency spacing

```
.MODEL fmod SP N=2 FSTOP=30MegHz MATRIX=NONSYMMETRIC
+ DATA = 2
* matrix at f=0
+ 0.02 0.0 -0.02 0.0
* Re(Y11) Im(Y11) Re(Y12) Im(Y12)
+ -0.02 0.0 0.02 0.0
* Im(Y21) Im(Y21) Re(Y22) Im(Y22)
* matrix at f=30MHz
+ 0.02 0.0 -0.02 0.0
* Re(Y11) Im(Y11) Re(Y12) Im(Y12)
+ -0.02 0.0 0.02 0.0
* Im(Y21) Im(Y21) Re(Y22) Im(Y22)
```

SP Model 3: Symmetric complex matrices in non-uniform frequency spacing

```
.MODEL fmod SP N=2 SPACING=POI
+ DATA = 1
+ 0.0 * first frequency point
* matrix at f=0
+ 0.02 0.0
* Re(Y11) Im(Y11)
                          0.02 0.0
+ -0.02 0.0
* Im(Y21) Im(Y21) (= Y21) Re(Y22) Im(Y22)
+ 30e+6 * second frequency point
* matrix at f=30MHz
+ 0.02 0.0
* Re(Y11) Im(Y11)
+ -0.02 0.0
                          0.02
                                 0.0
* Im(Y21) Im(Y21) (= Y21) Re(Y22) Im(Y22)
```

SP Model 4: Non-symmetric real matrices in linear frequency spacing

```
.MODEL fmod SP N=2 FSTOP=30MegHz VALTYPE=REAL
+ MATRIX=NONSYMMETRIC
+ DATA = 2
* matrix at f=0
+ 0.02 -0.02
* Y11 Y12
+ -0.02 0.02
* Y21 Y22
* matrix at f=30MHz
+ 0.02 -0.02
* Y11 Y12
+ -0.02 0.02
* Y21 Y22
```

HSPICE® Signal Integrity User Guide A-2007.12

Small-Signal Parameter Data Frequency Table Model (SP Model)

Example 1

```
**S-parameter example
.OPTION post=2
.probe v(n2)
V1 n1 0 ac=1v PULSE 0v 5v 5n 0.5n 0.5n 25n
.op
.ac lin 500 1Hz 30MegHz
.tran 0.1ns 10ns
*S1 n1 n2 0 mname=s model
S1 n1 n2 0 mname=s model
.model s_model S fqmodel=fmod Zo=50 50
*.model s model S fqmodel=fmod2 Zo=50 100
* S parameter for Zo=(50 50)
.MODEL fmod SP N=2 FSTOP=30MegHz DATA = 1
+ 0.333333333 0.0 0.666666667 0.0 0.333333333 0.0
* S parameter for Zo=(50 100)
.MODEL fmod2 SP N=2 FSTOP=30MeqHz MATRIX=NONSYMMETRIC
+ DATA = 1
+ 0.5 0.0 0.5 0.0
+ 1.0 0.0 0.0 0.0
Rt1 n2 0 50
.end
```

Example 2

Figure 21 on page 65 illustrates a transmission line that uses a resistive termination, and Table 3 on page 67 shows a corresponding input file listing. In this example, the two outputs from the resistor and S parameter modeling must match exactly.




Figure 21 Transmission Line with Resistive Termination

Table 2Input File Listing

Header, options, and sources	*S-parameter x-line with a resistive positive termination.OPTION POST V1 i1 0 ac=1v
Termination	x1 o1 o2 o3 0 terminator
Transmission line (W Element)	<pre>W1 i1 i2 i3 0 o1 o2 o3 0 RLGCMODEL=wrlgc N=3 + L=0.97 .MODEL wrlgc W MODELTYPE=RLGC N=3 + Lo = 2.78310e-07 + 8.75304e-08 3.29391e-07 + 3.65709e-08 1.15459e-07 3.38629e-07 + Co = 1.41113e-10 + -2.13558e-11 9.26469e-11 + -8.92852e-13 -1.77245e-11 8.72553e-11</pre>
Frequency model definition	.MODEL fmod sp N=3 FSTOP=30MegHz DATA= 1 + -0.270166 0.0 + 0.322825 0.0 -0.41488 0.0 + 0.17811 0.0 0.322825 0.0 -0.270166 0.0
Resistor elements	.SUBCKT terminator nl n2 n3 ref R1 nl ref 75 R2 n2 ref 75 R3 n3 ref 75 R12 nl n2 25 R23 n2 n3 25 .ends terminator

Analysis	.AC lin 500 0Hz 30MegHz .DC v1 0v 5v 1v
Equivalent S parameter element	.ALTER S parameter case .SUBCKT terminator n1 n2 n3 ref S1 n1 n2 n3 ref + FQMODEL=fmod .ENDS terminator .END

Table 2Input File Listing (Continued)

Example 3

The transmission line example shown here uses capacitive network termination. The two outputs from the resistor and S-parameter modeling in Example 4 differ slightly due to the linear frequency dependency relative to the capacitor. To remove this difference, use the linear interpolation scheme in .MODEL.

Frequency model definition	.MODEL fmod sp N=3 FSTOP=30MegHz + DATA= 2 + 1.0 0.0 + 0.0 0.0 1.0 0.0 + 0.0 0.0 0.0 0.0 1.0 0.0 + 0.97409 -0.223096 + 0.00895303 0.0360171 0.964485 -0.25887 + -0.000651487 0.000242442 0.00895303 + 0.0360171 0.97409 -0.223096
Using capacitive elements	.SUBCKT terminator n1 n2 n3 ref C1 n1 ref 10pF C2 n2 ref 10pF C3 n3 ref 10pF C12 n1 n2 2pF C23 n2 n3 2pF .ENDS terminator

Example 4

Figure 22 on page 67 and Table 3 on page 67 show an example of a transmission line that uses the S-parameter.




Figure 22 3-Conductor Transmission Line

Table 3 Input File Listing

Header, options, and sources	*S parameter ex3: modeling x-line by using + S parameter .OPTION POST vin in0 0 ac=1
Analysis	.AC lin 100 0 1000meg .DC vin 0 1v 0.2v
Transmission line	W1 in1 in2 0 out1 out2 0 N=2 RLGCMODEL=m2
Termination	R1 in0 in1 28 R2 in2 0 28 R3 out1 0 28 R4 out2 0 28
W-element RLGC model definition	.MODEL m2 W ModelType=RLGC, N=2 + Lo= 0.178e-6 0.0946e-7 0.178e-6 + Co= 0.23e-9 -0.277e-11 0.23e-9 + Ro= 0.97 0 0.97 + Go= 0 0 0 + Rs= 0.138e-3 0 0.138e-3 + Gd= 0.29e-10 0 0.29e-10

Frequency model definition	<pre>.MODEL SM2 sp N=4 FSTART=0 FSTOP=1e+09 + SPACING=LINEAR + DATA= 60 + 0.00386491 0 + 0 0 0.00386491 0 + 0.996135 0 0 0 0.00386491 0 + 0 0 0.996135 0 0 0 0.00386491 0 + -0.0492864 -0.15301 + 0.00188102 0.0063569 -0.0492864 + -0.15301 0.926223 -0.307306 0.000630484 + -0.00154619 0.0492864 -0.15301 + 0.000630484 -0.00154619 0.926223 + -0.307306 0.00188102 0.0063569 + -0.0492864 -0.15301 -0.175236 -0.241602 + 0.761485 -0.546979 0.00093508 + -0.00508414 -0.175236 -0.241602 + 0.00093508 -0.00508414 0.761485 + -0.546979 0.00597 0.0103297 -0.175236 + -0.241602 +</pre>
Equivalent S-parameter element	.SUBCKT terminator n1 n2 n3 ref S1 n1 n2 n3 ref FQMODEL=SM2 .ENDS terminator .END

Table 3Input File Listing (Continued)

S Model Data Smoothing

Four smoothing functions are provided for the S model. Each of these is available for the S-element and W-element. Scattering parameters are frequently given from measurement instruments such as vector network analyzers (VNA). In measurements, there are many causes of noise injection such as calibration failure, electromagnetic interference (EMI) and so on, especially in high frequency range. For such cases, several data smoothing functions are available to the S-parameter data reader for the purpose of restoring the original noiseless data.

Data Smoothing Methods

Each smoothed data at *i*th point S'i is given as a function of original data Si and its neighbors as,

 $S' i = S_{i-width}, \dots, S_{i}\dots S_{i+width}$

Four functions for data smoothing are provided:

- Mean: take the average value of $S' i = S_{i-width}, ..., S_{i}...S_{i+width}$
- Median: take the value situated in the middle of s' i = S_{i-width}, ..., S_i...S_{i+width}
- 2nd order polynomial fit: perform least square fitting of $S' i = S_{i-width}$, ..., $S_{i}...S_{i+width}$ with 2nd order polynomial then, compute the value at *i*th frequency.
- 4th order polynomial fit: perform least square fitting of $S' i = S_{i-width}$, ..., $S_{i}...S_{i+width}$ with 4th order polynomial then, compute the value at *i*th frequency.

S-model Syntax

```
.model model_name S ....
+ <SMOOTH=val> <SMOOTHPTS=val>
```

Default 0

Keyword	Description
SMOOTH	An integer value to choose one of following methods
	0: no smoothing (default)
	1: mean
	2: median
	3: 2nd order polynomial fit
	4: 4th order polynomial fit
SMOOTHPTS	An integer value to specify width of the smoothing window on each side of the target point. In total, $2^x + 1$ point will be taken at each point calculation.

Description

Each smoothing function has different characteristics. It is recommended that users observe the original data on the waveform viewer when determining the smoothing filter configuration. Typically, the average function has a strong ability of smoothing but it may lose the necessary bumps in data if they are narrow. The Median filter is effective if there are sharp and high noise spikes. These spikes will be eliminated by the median filter without changing the offset level. Polynomial fittings are relatively weak in data smoothing but they preserve narrow bumps. Typically, for transmission line type S-parameters, polynomial fittings are effective since sinusoidal curves (many narrow bumps) are expected in real and imaginary vs. frequency plots due to constant propagation delay.

Example

The plot on the left side of Figure 23 shows the original measurement data for the propagation term of the differential pair of transmission lines. With "SMOOTH=3 SMOOTHPTS=5," second order polynomial fitting with 11 points (5 points from each side in addition to the target point) is applied. The plot on the right side shows smoothed data.




Figure 23 Using the smoothing keywords on S Model data

Predicting an Initial Value for FMAX in S-element Models

When selecting a starting point for the FMAX parameter in your S-parameter, it is important to set FMAX high enough to account for the fastest edges and

higher order harmonics in the input waveforms. Here are two methods to determine a starting point for setting FMAX. These methods are only meant to provide an initial value. Always check your results to insure you are getting the accuracy you need. Also, setting FMAX without having enough data present in your S-parameter data file may result in extrapolation errors. Please refer to this S-parameter application note for complete guidelines:

https://solvnet.synopsys.com/retrieve/017600.html

Method 1: Based on Risetime using the "knee frequency"

This method is handy for TDR type simulations where the incident wave has only one rising or falling edge.

Most energy in digital pulses concentrates below the knee frequency. The behavior of a circuit at the knee frequency determines its processing of a step edge. The knee frequency for any digital signal is related to the rise and fall time of its digital edges, but not its clock rate. If you want to pass a certain rise time with little degradation, you need the medium it propagates through to be about 2x the knee frequency.

The knee frequency can be calculated based on a 10-90% or 20-80% risetime measurement.

For 10-90%, FKNEE = (.5/Trise)

For 20-80%, FKNEE = (.35/Trise)

For example, the FMAX needed for a 25ps risetime measured at 20-80% of the

rising edge is $2 \cdot \left(\frac{.35}{25 \text{ ps}}\right) = 28 \text{ GHz } 2$

Method 2: Using FFT

In this method, you run an FFT on the primary data signal and check the frequency at the eleventh harmonic. See the .FFT command in the *HSPICE Reference Manual: Commands and Control Options*. You can use the waveform calculator in CosmosScope or WaveView to check the frequency and eleventh harmonic.

In CosmosScope:

- 1. Select the data signal.
- 2. Open the Waveform Calculator.
- 3. "Paste" the waveform into the calculator with the middle mouse button.
- 4. Click the WAVE button and select FFT.

Predicting an Initial Value for FMAX in S-element Models

- 5. Modify the number of points and start/stop times if desired. Click OK.
- 6. Click the Graph X button to plot the FFT.

Note:

HSPICE usually selects a suitable value of FBASE for you that provides a good trade-off between the number of sampling points and performance, so allow FBASE to default unless you are not seeing the resolution and accuracy you require.

References

- [1] Dmitri Borisovich Kuznetsov and Jose E. Schutt-Aine, "Optimal Transient Simulation of Transmission Lines", IEE Transaction on Circuits and Systems-I: Fundamental Theory and Applications. Vol. 43, No. 2, February 1996
- [2] Bjorn Gustavsen and Adam Semlyen, "Rational Approximation of Frequency Domain Responses by Vector Fitting," IEEE Transaction on Power Delivery, Vol.14, No.3, pp. 1052-1061, July 1999

Chapter 2: S-parameter Modeling Using the S-element References

W-element Modeling of Coupled Transmission Lines

Describes how to use basic transmission line simulation equations and an optional method for computing the parameters of transmission line equations.

The W-element is a versatile transmission line model that you can apply to efficiently and accurately simulate transmission lines, ranging from a simple lossless line to complex frequency-dependent lossy-coupled lines. Unlike the U-element, the W-element can output accurate simulation results without fine-tuning optional parameters. For more information on U-elements, see Chapter 5, Modeling Ideal and Lumped Transmission Lines.

A transmission line is a passive element that connects any two conductors, at any distance apart. One conductor sends the input signal through the transmission line and the other conductor receives the output signal from the transmission line. The signal that transmits from one end of the pair to the other end is voltage between the conductors.

Examples of transmission lines include:

- Power transmission lines
- Telephone lines
- Waveguides
- Traces on printed circuit boards and multi-chip modules (MCMs)
- Bonding wires in semiconductor IC packages
- On-chip interconnections

This chapter describes the basic transmission line simulation equations. It explains how to use these equations as an input to the transmission line model, the W-element. (For more information about the W-element, see Dmitri Kuznetsov, "Optimal Transient Simulation of Transmission Lines," IEEE Trans., Circuits Syst., vol.43, pp. 110-121, Feb., 1996.)

This chapter also shows you an optional method for computing the parameters of the transmission line equations using the *field solver model*.

These topics are covered in the following sections:

- Equations and Parameters
- Frequency-Dependent Matrices
- Wave Propagation
- Using the W-element
- Extracting Transmission Line Parameters (Field Solver)
- W-element Passive Noise Model
- Using the TxLine (Transmission Line) Tool Utility

Transmission line simulation is challenging and time-consuming, because extracting transmission line parameters from physical geometry requires a significant effort. To minimize this effort, you can use a simple (but efficient and accurate) 2D electromagnetic field solver, which calculates the electrical parameters of a transmission line system, based on its cross-section.

Equations and Parameters

Maxwell's equations for the transverse electromagnetic (TEM) waves on multiconductor transmission lines, reduce to the telegrapher's equations. The general form of the telegrapher's equation in the frequency domain is:

Equation 29
$$-\frac{\partial}{\partial z}v(z, \omega) = [R(\omega) + j\omega L(\omega)]i(z, \omega)$$

Equation 30 $-\frac{\partial}{\partial z}i(z, \omega) = [G(\omega) + j\omega C(\omega)]v(z, \omega)$

The preceding equations use the following definitions:

- Lower-case symbols denote vectors.
- Upper-case symbols denote matrices.
- *v* is the voltage vector across the lines.
- *i* is the current vector along the lines.

For the TEM mode, the transverse distribution of electromagnetic fields at any instant of time is identical to that for the static solution.

From a static analysis, you can derive the four parameter matrices for multiconductor TEM transmission lines:

- resistance matrix, R
- inductance matrix, L
- conductance matrix, G
- capacitance matrix, C

The telegrapher's equations, and the four parameter matrices from a static analysis, completely and accurately describe TEM lines.

Not all transmission lines support pure TEM waves; some multi-conductor systems inherently produce longitudinal field components. In particular, waves propagating in either the presence of conductor losses or the absence of dielectric homogeneity (but not dielectric losses), must have longitudinal components.

However, if the transverse components of the fields are significantly larger than the longitudinal components, the telegrapher's equations (and the four parameter matrices obtained from a static analysis) still provide a good approximation. This is known as a quasi-static approximation.

Multi-conductor systems in which this approximation is valid are called quasi-TEM lines. For typical micro-strip systems the quasi-static approximation holds up to a few gigahertz.

Frequency-Dependent Matrices

The static (constant) L and C matrices are accurate for a wide range of frequencies. In contrast, the static (DC) R matrix applies to only a limited frequency range, mainly due to the skin effect. A good approximate expression of the R resistance matrix with the skin effect, is:

Equation 31 $R(f) \cong R_o + \sqrt{f(1+j)R_s}$

Where:

- R_o is the DC resistance matrix.
- R_s is the skin effect matrix.

The imaginary term depicts the correct frequency response at high frequency; however, it might cause significant errors for low-frequency applications. In the W-element, you can optionally exclude this imaginary term:

Wxxx i1 i2 ... iN iR o1 o2 ... oN oR N=val L=val INCLUDERSIMAG=NO

In contrast, the G (loss) conductance matrix is often approximated as:

Equation 32
$$G(f) \cong G_o + \frac{f}{\sqrt{1 + (f/f_{gd})^2}} G_d$$

Where,

- G_o models the shunt current due to free electrons in imperfect dielectrics.
- G_d models the power loss due to the rotation of dipoles under the alternating field (C. A. Balanis, Advanced Engineering Electromagnetics, New York: Wiley, 1989).
- f_{ad} is a cut-off frequency.

If you do not set f_{gd} , or if you set f_{gd} to 0, then G(f) keeps linear dependency on the frequency. In the W-element, the default f_{gd} is zero (that is, G(f) does not use the f_{ad} value).

You can specify an alternate value in the W-element statement:

Wxxx i1 i2 ... iN iR o1 o2 ... oN oR N=val L=val fgd=val If you prefer to use the previous linear dependency, set f_{qd} to 0.

Note:

Fgd is used to estimate frequency dependent shunt loss conductance described as Equation (29) for the RLGC model without INCLUDEGDIMAG=yes only (see Fitting Procedure Triggered by INCLUDEGDIMAG Keyword).

When you specify INCLUDEGDIMAG=yes, the RLGC model estimates frequency-dependent shunt (C and G) parameters described as Equation Equation 32 and the fgd value will not be used. Both of these are ways to fit the RLGC model fit with actual measurements.

If you have measured or computationally extracted a tabular RLGC model, it should be more accurate if parameter extraction is accurately done.

Introduction to the Complex Dielectric Loss Model

When the INCLUDEGDIMAG keyword = yes and there is no wp input, the W-element regards the Gd matrix as the conventional model and then automatically extracts constants for the complex dielectric model.

In conventional the HSPICE W-element RLGC model, frequency dependent conductance is approximated as Equation 32 on page 78.

Where, Equation 32 represents the increase of shunt conductance due to dielectric loss. These pure real non-constant functions of frequency violate causality[1]. As system operating frequency becomes significantly high even for PCB systems which use high polymer dielectric materials like FR4, the appearance of the dielectric loss becomes significant and significant non-causality of Equation 32 appears.

The frequency dependent loss of the shunt conductance in the dielectric is mainly due to dielectric polarization. This polarization loss leads to a complex permittivity, $\varepsilon(\omega)$, for the dielectric material[2].

Equation 33
$$\varepsilon(\omega) = \varepsilon'(\omega) - j\varepsilon''(\omega)$$

And loss tangent of the dielectric material can be specified as the ratio of imaginary part of $\varepsilon(\omega)$ to the real part,

Equation 34
$$\tan \delta(\omega) = \frac{\varepsilon''(\omega)}{\varepsilon'(\omega)}$$

For a single dielectric dipolar moment, complex electric permittivity can be written as,

Equation 35
$$\varepsilon(\omega) = \varepsilon_{\infty} + \omega_p \frac{\varepsilon_{dc} - \varepsilon_{\infty}}{j\omega + \omega_p}$$

Where, ε_{dc} and are ε_{∞} low and high frequency limits of dielectric permittivity which are real numbers. And ω_p is the angular frequency that corresponds to the polarization time constant of the dielectric material. From Equation 35, frequency dependent complex shunt loss conductance can be expressed as[3],

Equation 36
$$G(\omega) = Go + Gd \frac{j\Omega}{j\omega + \omega_i}$$

Where, the imaginable part of the conductance contributes reactively. In cases of multiple dielectric materials surrounding the system, the complex loss

conductance can be extended as linear combinations of multiple dipole moments as,

Equation 37
$$G\omega = Go + \sum_{k} Gd_{k} \frac{j\omega}{j\omega + \omega_{pk}}$$

Since Equation 37 satisfies the Krong-Kramers condition, we can ensure the passivity/causality of the system. Note that when this new model is activated, the definition of Gd changes from conventional [S/m*Hz] to [S/m].

Fitting Procedure Triggered by INCLUDEGDIMAG Keyword

A fitting procedure is provided to generate a complex dielectric model with as close behavior as possible to the conventional pure real loss conductance model while preserving passivity. The INCLUDEGDIMAG keyword is the trigger to activate the new complex dielectric loss model. When the model is activated with conventional Go/Gd input with INCLUDEGDIMAG=yes without polarization constant (*wp*) input, the W-element automatically generates the new model by fitting.

In this fitting process, the W-element automatically computes wp and Gd values for the Equation 37 where the real part of the function fits with conventional pure real dielectric loss model, G(f) = Go + fGd. Then the imaginary part of derived model will contribute to the frequency dependency of the capacitance.

Because the model ensures causality, frequency domain and time domain responses maintain better consistency (see Figure 24). Also for passive transfer functions, functional overhead of the DELAYOPT=3 is reduced. Thus, performance of the DELAYOPT function is improved.




Figure 24 Improved consistency using the INCLUDEGDIMAG keyword

Example 1

This example shows INCLUDEGDIMAG=yes with polarization constant (wp) input.

```
Wtest win 0 wout 0 N=1 RLGCMODEL=WE1 L=0.3
+ INCLUDEGDIMAG=yes
.MODEL WE1 W MODELTYPE=RLGC, N=1
+ Lo = 3.8e-07
+ Co = 1.3e-10
+ Ro = 2.74e+00
+ Go = 0.0
+ Rs = 1.1e-03
+ Gd = 0.07
+ wp= 0.07
```

Example 2

This example shows INCLUDEGDIMAG=yes without polarization constant input.

Chapter 3: W-element Modeling of Coupled Transmission Lines Frequency-Dependent Matrices

```
Wtest win 0 wout 0 N=1 RLGCMODEL=WE1 L=0.3
+ INCLUDEGDIMAG=yes
.MODEL WE1 W MODELTYPE=RLGC, N=1
+ Lo = 3.8e-07
+ Co = 1.3e-10
+ Ro = 2.74e+00
+ Go = 0.0
+ Rs = 1.1e-03
+ Gd = 8.2e-12
```

To set this keyword as a global option for all W-elements in a netlist, see .OPTION WINCLUDEGDIMAG in the HSPICE Reference Manual: Commands and Control Options

Determining Matrix Properties

All matrices in Frequency-Dependent Matrices on page 77 are symmetric.

- The diagonal terms of L and C are positive, non-zero.
- The diagonal terms of R_o, R_s, G_o, and G_d are non-negative (can be zero).
- Off-diagonal terms of the L, R_o impedance matrices are non-negative.

 R_o can have negative off-diagonal terms, but a warning appears. Negative off-diagonal terms normally appear when you characterize R_o at a frequency higher than zero. Theoretically, R_o should not contain negative off-diagonal terms, because these might cause errors during analysis.

- Off-diagonal terms of admittance matrices C, G_o, and G_d are non-positive.
- Off-diagonal terms of all matrices can be zero.

The elements of admittance matrices are related to the self/mutual admittances (such as those that the U-element generates):

Equation 38
$$Y_{ii} = Y_{ri}^{(self)} + \sum_{k(k \neq i)} Y_{ki}^{(mutual)}$$


Equation 39 $Y_{ij} = -Y_{ij}^{(mutual)}$ $(i \neq j)$

In the preceding equations, Y stands for either C, G_o, or G_d.

A diagonal term of an admittance matrix is the sum of all self and mutual admittance in this row. This term is larger (in absolute value) than the sum of all

off-diagonal terms in its row or column. Admittance matrices are strictly diagonally dominant (except for a zero matrix).

For example, diagonal terms for capacitance matrix can be expressed as shown in this figure:



You can obtain loop impedance matrix terms from the partial impedance matrix:

Equation 40
$$Z_{ij}^{(loop)} = Z_{ij}^{(partial)} - Z_{io}^{(partial)} - Z_{jo}^{(partial)} + Z_{oo}^{(partial)}$$

In the preceding equation, the o index denotes a reference node.

Using the PRINTZO Option

The PRINTZO option outputs the W-element complex characteristic impedance matrix to a *.wzo* file. For simplicity, since the W-element is a symmetric system, the Zo matrix is a symmetric matrix. Therefore, HSPICE only outputs the lower half of the matrix. For example, the following frequency sweep example shows the use of the PRINTZO option with the W-element to check for characteristic impedance.

Input:

```
W1 N=2 in1 in2 gnd out1 out2 gnd RLGCMODEL=2_line l=0.1
+PRINTZO=POI 3 1e6 1e9 1e12
```

Output to be stored in 2_line.wzo

Chapter 3: W-element Modeling of Coupled Transmission Lines Frequency-Dependent Matrices

```
* w-element model [2_line] Characteristic Impedance Matrix:
.MODEL ZO SP N=2 SPACING=POI MATRIX=SYMMETRIC
+ DATA=3
+ 1.0e6
+ 175.362 -156.577
+ 3.54758 -2.53246 175.362 -156.577
+ 1.0e9
+ 48.7663 -1.3087
+ 1.69417 -0.0073233 48.7663 -1.3087
+ 1e12
+ 48.9545 0.238574
+ 1.66444 0.0348332 48.9545 0.238574
```

The following example shows a PRINTZO statement with the MIXEDMODE option enabled. The syntax is:

Wxxx ni1 ni2...ref_in no1 no2...ref_out

Mixed Mode Example

```
W1 N=2 in1 gnd out1 out2 gnd RLGMODEL=2_line 1=0.1
+PRINTZO=POI 3 1e6 1e9 1e12
+MIXEDMODE=1
```

Output is stored in 2_line.wzo

Printing Frequency-Dependent Impedance in Mixed Mode

This section discusses the HSPICE ability to print out complex characteristic impedance matrix in differential and common mode at given frequency points. This functionality supports high speed network designs, where differential data transfer systems are commonly used to achieve higher data transfer rate with low loss. For such designs, impedance information in mixed (differential and common) mode is more useful than single-ended representation.

Note:

To learn more about the SP model syntax which has a complex number matrix by default, refer to Small-Signal Parameter Data Frequency Table Model (SP Model) on page 59.

The following provides a choice to output transmission line characteristic impedance in mixed mode.

For the ideal lossless transmission line system, the characteristic impedance becomes a frequency-independent constant matrix which is given as

Equation 41 $Zo = (L \cdot C^{-1})^{1/2}$

where, L and C are inductance and capacitance matrix of the system, respectively, and in this case, the characteristic impedance is a real matrix. When the system becomes lossy, i.e., the system has non-zero resistance, R, and/or non-zero shunt loss conductance, G, Characteristic impedance becomes a function of frequency, ω , which can be expressed as,

Equation 42
$$Zo = ((R + j\omega L) \cdot (G + j\omega C)^{-1})^{1/2}$$

In this case, Zo becomes a complex matrix. Knowing characteristic impedance (Zo) matrix of the transmission line system at given frequency point is important for circuit designers to be able to establish well matched signal transfer condition to preserve integrity of the system, especially for high frequency operation. This feature allows users to check the complex characteristic impedance matrix of the system.


Note:

PRINTZO results may differ from the above equation at very low frequencies. To simulate correctly and return the correct values for a variety of analyses and models, PRINTZO references the internal AC model rather than using the theoretical calculation. For example, if you are running a transient analysis using a W-element modeled with an RLGC file, PRINTZO obtains Zo directly from the W-element's AC model. It does this so you can get Zo(f) from other types of W-element models as well as S-parameter models.

The RLGC based lossy W-element adds a small amount of loss in the very low frequency range when it initializes the AC model. The effect of this on your actual AC or transient simulation is negligible but is important to achieve stable simulation.

The HSPICE W-element creates its own frequency-dependent characteristics when it is constructed based on RLGC parameters (RLGC or RLGC table model), structural (field solver) mode, U-element model, or scattering (S-parameter) model. By using the keyword PRINTZO to specify frequency point, users can compute the characteristic impedance not only from the RLGC model but also from any other of W-element configurations.

Figure 25 Definition of mixed-mode impedance and derivation from singleended impedance



Differential and Common voltage are defined as,

where, \mathbf{M}_{ν} and \mathbf{M}_{l} are voltage and current transformation matrices. Both singleended and mixed mode representations satisfy relationships of voltage and current vector through characteristic impedance matrices as,

Equation 44
$$\mathbf{V} = \mathbf{Zo} \cdot \mathbf{I}$$

 $\mathbf{V}_{mixed} = \mathbf{Zo}_{mixed} \cdot \mathbf{I}_{mixed}$

Substituting Equation 43 for Equation 44, mixed mode characteristic impedance can be related to the single-ended one as,

Equation 45
$$\mathbf{M}_{V} \cdot \mathbf{V} = \mathbf{Z}\mathbf{o}_{mixed} \cdot \mathbf{I}_{mixed} \cdot \mathbf{M}_{I} \cdot \mathbf{I}$$

 $\mathbf{V} = \mathbf{M}_{V}^{-1} \cdot \mathbf{Z}\mathbf{o} \cdot \mathbf{M}_{I} \cdot \mathbf{I}$

thus,

Equation 46
$$\mathbf{Zo}_{mixed} = \mathbf{M}_V \cdot \mathbf{Zo} \cdot \mathbf{M}_I^{-1}$$

For example, for a system with one differential pair of lines, the transformation matrix would be:

Equation 47
$$\mathbf{M}_V = \begin{pmatrix} 1 & -1 \\ 1/2 & 1/2 \end{pmatrix}, \ \mathbf{M}_I = \begin{pmatrix} 1/2 & -1/2 \\ 1 & 1 \end{pmatrix}$$

Therefore, mixed mode characteristic impedance will be expressed as,

Equation 48

-

$$\begin{aligned} \mathbf{Zo}_{mixed} &= \mathbf{M}_{V} \cdot \mathbf{Zo} \cdot \mathbf{M}_{I}^{-1} \\ &= \frac{1}{4} \begin{pmatrix} 2 & -2 \\ 1 & 1 \end{pmatrix} \cdot \mathbf{Zo} \cdot \begin{pmatrix} 2 & 1 \\ -2 & 1 \end{pmatrix} \\ &= \frac{1}{4} \begin{pmatrix} 2 & -2 \\ 1 & 1 \end{pmatrix} \cdot \begin{pmatrix} Z_{11} & Z_{12} \\ Z_{21} & Z_{22} \end{pmatrix} \cdot \begin{pmatrix} 2 & 1 \\ -2 & 1 \end{pmatrix} \\ &= \frac{1}{4} \cdot \begin{pmatrix} 4Z_{11} & 4Z_{12} & -4Z_{21} & +4Z_{22} & 2Z_{11} & 2Z_{12} & -2Z_{21} & -2Z_{22} \\ 2Z_{11} & -2Z_{12} & +2Z_{21} & -2Z_{22} & Z_{11} & +Z_{12} & +Z_{21} \end{pmatrix} = \begin{pmatrix} Z_{dd} & Z_{dc} \\ Z_{cd} & Z_{cc} \end{pmatrix} \end{aligned}$$

HSPICE® Signal Integrity User Guide A-2007.12

Here, Z_{dd} is called differential (mode) impedance and Z_{cc} is called common mode impedance. Differential impedance is useful for designers to check matching characteristics of differential signal transfer systems.

Typically, for a symmetric two-line structure with weak coupling, single-ended characteristic impedance matrix components become $Z_{11}=Z_{22}=Z_{self}(\sim 50 \Omega)$, $Z_{12}=Z_{21}=Z_{mutual}$ (~0). Therefore, mixed-mode characteristic impedance will be,

Equation 49

$$\begin{pmatrix} Z_{dd} \ Z_{dc} \\ Z_{cd} \ Z_{cc} \end{pmatrix} = \begin{pmatrix} 2Z_{self} - 2Z_{mutual} & 0 \\ 0 & \frac{1}{2}(Z_{self} + Z_{mutual}) \end{pmatrix} = \begin{pmatrix} 100\Omega & 0 \\ 0 & 25\Omega \end{pmatrix}$$

Wave Propagation

To illustrate the physical process of wave propagation and reflection in transmission lines, Figure 26 on page 89 shows lines where the voltage step excites simple termination.

- At time t=t1, a voltage step from the e₁ source, attenuated by the Z1 impedance, propagates along the transmission line.
- At *t=t*2, the voltage wave arrives at the far end of the transmission line, is reflected, and propagates in the backward direction. The voltage at the load end is the sum of the incident and reflected waves.
- At *t=t*3, the reflected wave arrives back at the near end, is reflected again, and again propagates in the forward direction. The voltage at the source end is the sum of attenuated voltage from the *e*₁ source, the backward wave, and the reflected forward wave.





Figure 26 Propagation of a Voltage Step in a Transmission Line

The surface plot in Figure 27 on page 90 shows voltage at each point in the transmission line. The input incident propagates from the left (length = 0) to the right. You can observe both reflection at the end of the line (length = 1), and a reflected wave that goes backward to the near end.

Chapter 3: W-element Modeling of Coupled Transmission Lines Wave Propagation

Figure 27 Surface Plot for the Transmission Line Shown in Figure 26 on page 89



You can find more information about transmission lines in this resource: H.B. Bakoglu, *Circuits, Interconnections and Packaging for VLSI*. Reading, MA: Addison-Wesley, 1990.

Propagating a Voltage Step

This section is a summary of the process in Figure 26 on page 89 to propagate a voltage step in a transmission line.

- Signals from the excitation source spread-out in the termination networks, and propagate along the line.
- As the forward wave reaches the far-end termination, it does the following:
 - Reflects.
 - Propagates backward.
 - Reflects from the near-end termination.
 - Propagates forward again.
 - Continues in a loop.
- The voltage at any point along the line, including the terminals, is a superposition of the forward and backward propagating waves.

Figure 28 on page 91 shows the system diagram for this process, where:

- W_{vr} and W_{vb} are forward and backward matrix propagation functions for voltage waves.
- T₁, T₂ stand for the near-end matrix transmission and reflection coefficients.
- $\Gamma_1\Gamma_2$, (Gamma_1,Gamma_2) stand for the far-end matrix transmission and reflection coefficients.




Figure 28 System Model for Transmission Lines

This model reproduces the general relationship between the physical phenomena of wave propagation, transmission, reflection, and coupling in a distributed system. It can represent an arbitrarily-distributed system, such as:

- Transmission line
- Waveguide
- Plane-wave propagation

You can use this model for:

- System analysis of distributed systems, or
- Writing a macro solution for a distributed system without complicated mathematical derivations.


As shown in the figure, transmission lines and terminations form a feedback system. Because the feedback loop contains a delay, both the phase shift, and the sign of the feedback change periodically with the frequency. This causes oscillations in the frequency-domain response of the transmission lines, such as those shown in Figure 34 on page 106.

Handling Line-to-Line Junctions

A special case occurs when the line terminates in another line. Figure 29 on page 92 shows the system diagram for a line-to-line junction. You can use this diagram to:


- Solve multi-layered plane-wave propagation problems.
- Analyze common waveguide structures.
- Derive generalized transmission and reflection coefficient formulas.
- Derive scattering parameter formulas.


Figure 29 System Model for a Line-to-Line Junction



The W_{vr} and W_{vb} propagation functions describe how propagation (from one termination to another) affects a wave. These functions are equal for the forward (W_{vr}) and backward (W_{vb}) directions. The off-diagonal terms of the propagation functions represent the coupling between conductors of a multi-conductor line.

As a wave propagates along the line, it experiences delay, attenuation, and distortion (see Figure 30 on page 93). Lines with frequency-dependent parameters (that is, all real lines) do not contain the frequency-independent attenuation component.





Using the W-element

The following topics are covered in this section:

- W-element Capabilities
- Control Frequency Range of Interest for Greater Accuracy
- .OPTION RISETIME Setting
- Use DELAYOPT Keyword for Higher Frequency Ranges
- Use DCACC Keyword for Lower Frequency Ranges
- W-element Time-Step Control in Time Domain
- Time-Step Control

Chapter 3: W-element Modeling of Coupled Transmission Lines Using the W-element

- Input Syntax for the W-element
- Input Model 1: W-element, RLGC Model
- Input Model 2: U-element, RLGC Model
- Input Model 3: Built-in Field-Solver Model
- Input Model 4: Frequency-Dependent Tabular Model
- Input Model 5: S Model

W-element Capabilities

The W-element is a multi-conductor lossy frequency-dependent transmission line. It provides advanced modeling capabilities for transmission lines. The W-element provides:

- Ability to extract analytical solutions for AC and DC.
- No limit on the number of coupled conductors.
- No restriction on the structure of RLGC matrices; all matrices can be full.
- No spurious ringing, such as is produced by the lumped model. (See Figure 31 on page 95.)
- Accurate modeling of frequency-dependent loss in the transient analysis.
- Built-in 2D field solver, which you can use to specify a physical line shape.




Figure 31 Spurious Ringing in U-element

The W-element supports the following types of analysis:

- DC
- AC
- Transient
- RF analyses (HB, HBAC, HBNOISE, PHASENOISE, LIN)
- Parameter sweeps
- Optimization
- Monte-Carlo

Control Frequency Range of Interest for Greater Accuracy

This section describes the keywords you can use for achieving greater accuracy of the W-element by controlling the frequency of interest.

.OPTION RISETIME Setting

By default, HSPICE automatically determines the rise time from source statements. This method works for most cases. However, if the netlist contains

the dependent source (which scales or shifts the frequency information), and you are not using DELAYOPT=3, then you must explicitly set the rise time using .OPTION RISETIME. If you specify DELAYOPT=3, then do not use the RISETIME option. When DELAYOPT=3, the W-element automatically takes a broader frequency range. The W-element uses the RISETIME option to estimate the frequency range of interest for the transient analysis of the W-element. Depending on the value of this option, analysis uses one of the following methods to determine the maximum frequency:

- Positive value: The maximum frequency is the inverse of the value that you specify.
- Zero: The internal W-element-bound algorithm calculates the maximum frequency for each individual transmission line, and does not use the frequency information contained in source statements.

Use DELAYOPT Keyword for Higher Frequency Ranges

Long transmission lines fabricated in a high polymer insulator, such as PCB traces, show high losses in high frequencies due to dielectric loss. In such cases, the propagation delay of the system becomes a non-constant function of frequency. To take this phenomenon accurately, beginning with the 2003.09 release of HSPICE, a novel pre-process function was introduced for constructing W-element transient (recursive convolution) model with a higher level of accuracy. To activate this new function, you can add the DELAYOPT keyword to the W-element instance line. You can use DELAYOPT=0|1|2 to deactivate, activate, and automatically determine, respectively. The default value is 0 (deactivate). If this function is deactivated, the W-element behaves identically to the previous versions.

You can use DELAYOPT=3 to achieve a level of accuracy up to a tens of GHz operation and involve harmonics up to THz order. With this option, line length limits are removed, which frees the simulation from segmenting, and allows independence in the behavior of the RISETIME option setting. A setting of DELAYOPT=3 automatically detects whether or not frequency-dependent phenomena need to be recorded, which makes it identical to the DELAYOPT=0 setting if it produces a high enough accuracy.

Note:

The DELAYOPT=3 option activates additional evaluation functions in transient analysis, which might take longer CPU time.

To set this parameter as a global option for all W-elements in a netlist, see .OPTION WDELAYOPT in the HSPICE Reference Manual: Commands and Control Options.

Use DCACC Keyword for Lower Frequency Ranges

The W-element can take an additional step in making a time domain model check the accuracy of low frequency and DC coverage. It will automatically add rational function terms if necessary. This process may cause slight additional computational cost and slight difference in element behavior in DC offset. Should you choose to use this conventional behavior, set DCACC=0 in the W-element instance or model line to deactivate this process.

W-element Time-Step Control in Time Domain

This section describes using static and dynamic time-step controls in the time domain.

Time-Step Control

The W-element provides accurate results with just one or two time steps per excitation transient (0.1 ns in Figure 31 on page 95). Like the T-element, the W-element supports the TLINLIMIT parameter. The TLINLIMIT=0 default setting enables special breakpoint building, which limits the maximum time step by the smallest transmission line delay in the circuit. This improves transient accuracy for short lines, but reduces efficiency. Setting TLINLIMIT=1 disables this special breakpoint building.

Longer transmission lines might experience prolonged time intervals when nothing happens at the terminals, while the wave propagates along the line. If you increase the time step, the accuracy of the simulation decreases when the wave reaches the terminal. To prevent this for longer lines excited with short pulses, set .OPTION DELMAX to limit the time step to between 0.5 and 1 of the excitation transient.

Using Dynamic Time-Step Control

Static time step control achieves certain accuracy by setting static breakpoints. The TLINLIMIT=0 parameter limits the maximum time step by the minimum transmission line delay, which results in poor performance for cases with ultrashort delay transmission lines because too many redundant time points are calculated, especially when the transmission line terminal signals do not vary rapidly. The same problem exists with the DELMAX option where time steps are evenly set in spite of terminal signal variation. This is inefficient.

In the 2004.09 release, the WACC option was added to solve this problem by providing dynamic step control for W-element transient analysis. Setting WACC to a positive value removes the static breakpoints and the necessary time points are set dynamically according to the variations in terminal currents and voltages.

The WACC option has the following syntax:

.OPTION WACC=value

...where WACC is a non-negative real value between 0.0 and 10.0. When a positive WACC value is set, the dynamic time step control algorithm is activated. When WACC is zero, the conventional static time step control method is used. Larger WACC values result in less restriction in time point intervals(therefore faster simulation), while smaller values result in denser time points with higher accuracy.

Since the 2006.09 release, positive WACC is selected by default to activate the dynamic time step control. HSPICE automatically finds the optimum WACC value based on the netlist properties such as transmission line system delay, risetime, and transient command configurations. Since the W-elements in the netlist may have different properties, each has its own WACC values. If a user - pecified positive WACC value is found in the netlist, HSPICE uses the user-defined WACC value for all the W-elements in the netlist. If the user-specified WACC is larger than the automatic estimation, HSPICE outputs a warning message.

For cases containing IBIS, PKG, EBD, or ICM blocks, HSPICE turns WACC off automatically. If you want to use the dynamic time step control algorithm for IBIS-related cases, you must set it explicitly in the netlist. For example:

.option WACC				automa W eler		ally	gene	era	ited W	IACC
or										
.option WACC=value	\$	Use	this	value	for	all	the	W	eleme	ents

Input Syntax for the W-element

Syntax:

Wxxx i1 i2 ... iN iR o1 o2 ... oN oR N=val L=val + <RLGCMODEL=name | RLGCFILE=name | UMODEL=name + FSMODEL=name | TABLEMODEL=name | SMODEL=name> + [INCLUDERSIMAG=YES | NO FGD=val] [DELAYOPT=0 | 1 | 2 | 3] + [INCLUDEGDIMAG=YES | NO <NODEMAP=XiYj...> + <NOISE=[1 | 0] > <DTEMP=val> + <PRINTZO=frequency_sweep MIXEDMODE=0 | 1>

+ <SCALE_RS=val>

Parameter	Description
N	Number of signal conductors (excluding the reference conductor).
i1iN	Node names for the near-end signal-conductor terminal (Figure 32 on page 102).
iR	Node name for the near-end reference-conductor terminal.
o1 oN	Node names for the far-end signal-conductor terminal (Figure 32 on page 102).
oR	Node name for the far-end reference-conductor terminal.
L	Length of the transmission line.
RLGCMODEL	Name of the RLGC model.
RLGCFILE	Name of the external file with RLGC parameters. The file name is case sensitive when enclosed in a single-quotes for the W model. (See Input Model 1: W-element, RLGC Model on page 102.)
UMODEL	Name of the U model. (See Input Model 2: U-element, RLGC Model on page 109.)
FSMODEL	Name of the field solver model.
TABLEMODEL	Name of the frequency-dependent tabular model.
SMODEL	Name of the S model. (See Input Model 5: S Model on page 120.)

Chapter 3: W-element Modeling of Coupled Transmission Lines Using the W-element

Parameter	Description
INCLUDERSIMAG	Imaginary term of the skin effect to be considered. The default value is YES. (See Frequency-Dependent Matrices on page 77.) This keyword activates the complex dielectric loss model and can operate with the DELAYOPT parameter (see Introduction to the Complex Dielectric Loss Model on page 79).
INCLUDEGDIMAG	 Activates the complex dielectric loss model (see Fitting Procedure Triggered by INCLUDEGDIMAG Keyword on page 80). Gd: coefficient matrices of the frequency dependency wp: corresponding frequency value of the polarization time constants. If INCLUDEGDIMAG=yes and there is no wp input, the W-element regards the Gd matrix as the conventional model and then automatically extracts constants for the complex dielectric model. The INCLUDEGDIMAG keyword operates with the DELAYOPT parameter. To set this parameter as a global option for all W-elements in a netlist for either HSPICE or HSPICE REF, see .OPTION WINCLUDEGDIMAG in the HSPICE Reference Manual: Commands and Control Options.
FGD	Specifies the cut-off frequency of dielectric loss. (See Handling the Dielectric-loss Matrix on page 110.)
DELAYOPT	Deactivates (0), activates (1), determines automatically (2), or high frequency (3). The default is 0. To set this parameter as a global option for all W-elements in a netlist for either HSPICE or HSPICE RF, see .OPTION WDELAYOPT in the HSPICE Reference Manual: Commands and Control Options.
NODEMAP	 String that assigns each index of the S-parameter matrix to one of the W-element terminals. This string must be an array of pairs that consists of a letter and a number, (for example, Xn), where X= I, i, N, or n to indicate near end (input side) terminal of the W-element X= O, i, F, or f to indicate far end (output side) terminal of the W-element. The default value is NODEMAP = I1I2I3InO102O3On.
NOISE	 Activates thermal noise. 1 (default): element generates thermal noise 0: element is considered noiseless

Parameter	Description
DTEMP	Temperature difference between the element and the circuit, expressed in $^\circ$ C. The default is 0.0.
	Element temperature is calculated as: T = Element temperature (°K) = 273.15 (°K) + circuit temperature (°C) + DTEMP (°C)
	Where circuit temperature is specified using either the .TEMP statement, or by sweeping the global TEMP variable in .DC, .AC, or .TRAN statements.
	When a .TEMP statement or TEMP variable is not used, the circuit temperature is set by .OPTION TNOM, which defaults to 25° C unless you use .OPTION SPICE, which raises the default to 27° C
PRINTZO	Specifies a type of frequency sweep to allow checking of the complex characteristic impedance matrix of the system. You can specify any of LIN, DEC, OCT, or POI (see example Using the PRINTZO Option). Specify the nsteps, start, and stop values using the following syntax for each type of sweep:
	LIN nsteps start stop
	DEC nsteps start stop
	OCT nsteps start stop
	POI nsteps freq_values
MIXEDMODE	0: Single-ended impedance is printed out (default)
	1: Output characteristic impedance is printed in mixed mode
SCALE_RS	RS matrix scaling factor, W-element instance


The W-element supports four different formats to specify the transmission line properties:

- Model 1: RLGC-Model specification
 - Internally specified in a . MODEL statement.
 - Externally specified in a different file.
- Model 2: U-Model specification
 - RLGC input for up to five coupled conductors
 - Geometric input (planer, coax, twin-lead)

Chapter 3: W-element Modeling of Coupled Transmission Lines Using the W-element

- Measured-parameter input
- Skin effect
- Model 3: Built-in field solver model
- Model 4: Frequency-dependent tabular model.
- Model 5: S model specification
 - S-parameters specified by an S model
 - Valid only for transmission line-based S-parameters.

Figure 32 Terminal Node Numbering



Normally, you can specify parameters in the W-element card in any order. Specify the number of signal conductors, N, after the list of nodes. You can intermix the nodes and parameters in the W-element card.

You can specify only one RLGCMODEL, FSMODEL, UMODEL, or RLGCFILE in a single W-element card.

Input Model 1: W-element, RLGC Model

Equations and Parameters on page 76 describes the inputs of the W-element per unit length matrices: R_o (DC resistance), L, G, C, R_s (skin effect), and G_d (dielectric loss)

The W-element does not limit any of the following parameters:

- Number of coupled conductors.
- Shape of the matrices.
- Line loss.
- Length or amount of frequency dependence.

The RLGC text file contains frequency-dependent RLGC matrices per unit length. The W-element also handles frequency-independent RLGC, and lossless (LC) lines. It does not support RC lines.

Because RLGC matrices are symmetrical, the RLGC model specifies only the lower triangular parts of the matrices. The syntax of the RLGC model for the W-element is:

```
.MODEL name W MODELTYPE=RLGC N=val
+ Lo=matrix_entries
+ Co=matrix_entries [Ro=matrix_entries Go=matrix_entries]
+ Rs=matrix_entries wp=val Gd=matrix_entries Rognd=val
+ Rsgnd=val Lgnd=val
```

Parameter Description

N	Number of conductors (same as in the element card).
L	DC inductance matrix, per unit length $\begin{bmatrix} H \\ m \end{bmatrix}$.
С	DC capacitance matrix, per unit length $\left[\frac{F}{m}\right]$.
Ro	DC resistance matrix, per unit length $\left[\frac{\Omega}{m}\right]$.
Go	DC shunt conductance matrix, per unit length $\begin{bmatrix} S \\ m \end{bmatrix}$.
Rs	Skin effect resistance matrix, per unit length $\left[\frac{\Omega}{m\sqrt{Hz}}\right]$.
Gd	Dielectric loss conductance matrix, per unit length $\begin{bmatrix} S \\ m \cdot Hz \end{bmatrix}$.

Parameter	Description
wp	Angular frequency of the polarization constant [radian/sec] (see Introduction to the Complex Dielectric Loss Model on page 79). When the wp value is specified, the unit of Gd becomes [S/m].
Lgnd	DC inductance value, per unit length for grounds $\begin{bmatrix} H \\ m \end{bmatrix}$ (reference line).
Rognd	DC resistance value, per unit length for ground $\left[\frac{\Omega}{m}\right]$.
Rsgnd	Skin effect resistance value, per unit length for ground $\left[\frac{\Omega}{m\sqrt{Hz}}\right]$.

The following input netlist file shows RLGC input for the W-element:


```
* W-Element example, four-conductor line
W1 N=3 1 3 5 0 2 4 6 0 RLGCMODEL=example rlc l=0.97
V1 1 0 AC=1v DC=0v pulse(4.82v 0v 5ns 0.1ns 0.1ns 25ns)
.AC lin 1000 OHz 1GHz
.DC v1 0v 5v 0.1v
.tran 0.1ns 200ns
* RLGC matrices for a four-conductor lossy
.MODEL example rlc W MODELTYPE=RLGC N=3
+ LO=
+ 2.311e-6
+ 4.14e-7 2.988e-6
+ 8.42e-8 5.27e-7 2.813e-6
+ Co=
+ 2.392e-11
+ -5.41e-12 2.123e-11
+ -1.08e-12 -5.72e-12 2.447e-11
+ Ro=
+ 42.5
+ 0 41.0 + 0 0 33.5
+ Go = + 0.000609
+ -0.0001419 0.000599
+ -0.00002323 -0.00009 0.000502
+ Rs=
+ 0.00135
+ 0 0.001303
+ 0 0 0.001064
```


```
+ Gd=
+ 5.242e-13
+ -1.221e-13 5.164e-13
+ -1.999e-14 -7.747e-14 4.321e-13
.end
```

The following three figures show plots of the simulation results:

- Figure 33 on page 105 shows DC sweep
- Figure 34 on page 106 shows AC response
- Figure 35 on page 106 shows transient waveforms.

These figures also demonstrate that the transmission line behavior of interconnects has a significant and complicated effect on the integrity of a signal. This is why it is very important to accurately model transmission lines when you verify high-speed designs.





Chapter 3: W-element Modeling of Coupled Transmission Lines Using the W-element





Figure 34 Simulation Results: AC Response





Specifying the RLGC Model in an External File

You can also specify RLGC matrices in a RLGC file. Its file format is more restricted than the RLGC model; for example:

- You cannot include any parameters.
- The file does not support ground inductance and resistance.

Note:

This format does not provide any advantage over the RLGC model so do not use it unless you already have an RLGC file. It is supported for backward-compatibility.

The RLGC file only specifies the lower-triangular parts of the matrices and is order-dependent. Its parameters are in the following order:

Parameter	Description
N	Number of conductors (same as in the element card).
L	DC inductance matrix, per unit length $\begin{bmatrix} H \\ m \end{bmatrix}$.
С	DC capacitance matrix, per unit length $\left[\frac{F}{m}\right]$.
R _o	(Optional) DC resistance matrix, per unit length $\left[\frac{\Omega}{m}\right]$.
G _o	(Optional) DC shunt conductance matrix, per unit length $\begin{bmatrix} S \\ m \end{bmatrix}$.
R _s	(Optional) Skin effect resistance matrix, per unit length $\left[\frac{\Omega}{m\sqrt{Hz}}\right]$.
G _d	(Optional) Dielectric loss conductance matrix, per unit length $\begin{bmatrix} S \\ m \cdot Hz \end{bmatrix}$.

Table 4 Parameters in RLGC File for W-element

Note:

You can skip the optional parameters, because they default to zero. But if you specify an optional parameter, then you must specify all preceding parameters, even if they are zero.

An asterisk (*) in an RLGC file comments out everything until the end of that line. You can use any of the following characters to separate numbers:

```
space tab newline , ; ( ) [ ] { }
```

This RLGC file is for the same netlist example used for the RLGC model in the previous section:

```
* W- Element example, four-conductor line
W1 N=3 1 3 5 0 2 4 6 0 RLGCfile=example.rlc l=0.97
V1 1 0 AC=1v DC=0v pulse(4.82v 0v 5ns 0.1ns 0.1ns 25ns)
.AC lin 1000 OHz 1GHz
.DC v1 0v 5v 0.1v
.tran 0.1ns 200ns
.end
Calls this example.rlc file:
* RLGC parameters for a four-conductor lossy
* frequency-dependent line
* N (number of signal conductors)
3
* Lo
2.311e-6
4.14e-7 2.988e-6
8.42e-8 5.27e-7 2.813e-6
* Co
2.392e-11
-5.41e-12 2.123e-11
-1.08e-12 -5.72e-12 2.447e-11
* Ro
42.5
0 41.0
0 0 33.5
* Go
0.000609
-0.0001419 0.000599
-0.00002323 -0.00009 0.000502
* Rs
0.00135
0 0.001303
0 0 0.001064
* Gd
5.242e-13
-1.221e-13 5.164e-13
-1.999e-14 -7.747e-14 4.321e-13
```

The RLGC file format does not support scale suffixes, such as:

n (10⁻⁹) or p (10⁻¹²)

Input Model 2: U-element, RLGC Model

The W-element accepts the U Model as an input to provide backward compatibility with the U-element. It also uses the geometric and measured-parameter interfaces of the U model.

To use the W-element with the U Model on the W-element card, specify:

Umodel=U-model_name

The W-element supports all U model modes, including:

- geometric, Elev=1
 - planar geometry, Plev=1
 - coax, Plev=2
 - twin-lead, Plev=3
- RLGC, Elev=2
- measured parameters, Elev=3
- skin-effect, Nlay=2

The only exception is Llev=1, which adds the second ground plane to the U model. The W-element does not support this. To model the extra ground plane, add an extra conductor to the W-element in Elev=2, or use an external lumped capacitor in Elev=1 or Elev=3. For information about the U model, see Chapter 5, Modeling Ideal and Lumped Transmission Lines

Using RLGC Matrices

RLGC matrices in the RLGC model of the W-element are in the Maxwellian format. In the U model, they are in self/mutual format. For conversion information, see Determining Matrix Properties on page 82. When you use the U model, the W-element performs the conversion internally. Table 5 on page 110 shows how the RLGC matrices in the U Model are related to the RLGC matrices in the W-element, and how the W-element uses these matrices. **Handling the Dielectric-loss Matrix** Because the U model does not input the G_d dielectric loss matrix, the W-element defaults G_d to zero when it uses the U model input.

Handling the Skin-effect Matrix The U and W-elements use the R_s skin-effect resistance in different ways.

In a W-element, the R_s matrix specifies the square-root dependence of the frequency-dependent resistance:

Equation 50 $R(f) \cong R_o + \sqrt{f(1+j)R_s}$

In U-elements, R is the value of skin resistance at the frequency:

Equation 51 $R \cong R_c + R_s$

In the preceding equation, the core resistance (R_c) is equivalent to the DC resistance (R_o) in the W-element. The frequency at which the U-element computes the R matrix is:

Equation 52
$$f_{skin} = \frac{1}{15 \cdot RISETIME}$$

For U models with	W-element
RLGC input; Elev=2	Uses the R_s values that you specify in the U model.
Geometric input; Elev=1	Divides the R _s (which the U model computes internally), by $\sqrt{f_{skin}}$ to obtain the R _s value. For Elev=1, the R _s value in the U model printout is not the same as the R _s value in the W-element.
Measured-parameter input; Elev=3	Does not support the skin effect.

If you do not specify the $\tt RISETIME$ option, the U-element uses $\tt Tstep$ from the . TRAN card.


W-element Parameters U Model Parameters L, C $\begin{bmatrix} L_{11} \\ L_{12} \\ L_{22} \\ L_{13} \\ L_{23} \\ L_{33} \end{bmatrix}$ $\begin{bmatrix} C_{r1} + C_{12} + C_{13} \\ -C_{12} \\ -C_{12} \\ -C_{12} \\ -C_{23} \\ C_{r3} + C_{13} + C_{23} \end{bmatrix}$ Go, Gd $\begin{bmatrix} G_{r1} + G_{12} + G_{13} & & \\ -G_{12} & G_{r2} + G_{12} + G_{23} & \\ -G_{13} & -G_{23} & G_{r3} + G_{13} + G_{23} \end{bmatrix} \begin{bmatrix} 0 \\ 0 & 0 \\ 0 & 0 \end{bmatrix}$ Nlay=1 (no skin effect) Nlay=2 (skin effect present) Nlay=1 (no skin effect) Nlay=2 (skin effect present) $Rs\begin{bmatrix}0\\0&0\\0&0&0\end{bmatrix}\frac{1}{\sqrt{f_{skin}}}\begin{bmatrix}R_{1s}+R_{rs}\\R_{rs}&R_{2s}+R_{rs}\\R_{ss}&R_{ss}+R_{ss}\end{bmatrix}$


The following netlist is for a 4-conductor line as shown in Figure 36.

Chapter 3: W-element Modeling of Coupled Transmission Lines

Using the W-element

```
* W Element example, four-conductor line, U model
W1 1 3 5 0 2 4 6 0 Umodel=example N=3 l=0.97
.MODEL example U LEVEL=3 NL=3 Elev=2 Llev=0 Plev=1 Nlay=2
+ L11=2.311uH
+ L12=0.414uH L22=2.988uH
+ L13=84.2nH L23=0.527uH L33=2.813uH
+ Cr1=17.43pF
+ C12=5.41pF Cr2=10.1pF
+ C13=1.08pF C23=5.72pF Cr3=17.67pF
+ R1c=42.5 R2c=41.0 R3c=33.5
+ Gr1=0.44387mS
+ G12=0.1419mS Gr2=0.3671mS
+ G13=23.23uS G23=90uS Gr3=0.38877mS
+ R1s=0.00135 R2s=0.001303 R3s=0.001064
V1 1 0 AC=1v DC=0v pulse(4.82v 0v 5ns 0.1ns 0.1ns 25ns)
.AC lin 1000 OHz 1GHz
.DC v1 0v 5v 0.1v
.TRAN 0.1ns 200ns
.END
```





Input Model 3: Built-in Field-Solver Model

Instead of RLGC matrices, you can directly use geometric data with the W-element by using a built-in field solver. To use the W-element with a field solver, specify FSmodel=<model_name> on the W-element card. For a description of the built-in field solver, see Field Solver Model Syntax on page 125.

Input Model 4: Frequency-Dependent Tabular Model

You can use the tabular RLGC model as an extension of the analytical RLGC model to model any arbitrary frequency-dependent behavior of transmission lines (this model does not support RC lines).

You can use this extension of the W-element syntax to specify a table model (use a .MODEL statement of type w). To accomplish this, the .MODEL statement refers to .MODEL statements where the "type" is SP (described in Small-Signal Parameter Data Frequency Table Model (SP Model) on page 59), which contain the actual table data for the RLGC matrices.

Note:

To ensure accuracy, the W-element tabular model requires the following:

- R and G tables require zero frequency points.
- L and C tables require infinity frequency points as well as zero frequency points.

To specify a zero frequency point, you may use DC keyword or f=0 data entry in the DATA field of the SP model. To specify an infinity frequency point, use the INFINITY keyword of the SP model.

See also, Small-Signal Parameter Data Frequency Table Model (SP Model) on page 59.

Notation Used

- Lower-case variable: Scalar quantity
- Upper-case variable: Matrix quantity
- All upper-case words: Keyword
- Parentheses and commas: Optional

Table Model Card Syntax

```
.MODEL name W MODELTYPE=TABLE [FITGC=0|1] N=val
+ LMODEL=1 freq model CMODEL=c freq model
```

```
+ [RMODEL=r freq model GMODEL=g freq model]
```

Parameter	Description
FITCG	Keyword for W Model (w/ MODELTYPE=TABLE) 1=causality check on, 0= causality check off (default)
Ν	Number of signal conductors (excluding the reference conductor).
LMODEL	SP model name for the inductance matrix array.
CMODEL	SP model name for the capacitance matrix array.
RLMODEL	SP model name for the resistance matrix array. By default, it is zero.
GMODEL	SP model name for the conductance matrix array. By default, it is zero.

The following is an example netlist of a two-line system.

```
.MODEL ex1 W MODELTYPE=TABLE N=2 LMODEL=lmod1
+ CMODEL=cmod1 RMODEL=rmod1 GMODEL=gmod1
.MODEL lmod1 sp N=2 SPACING=NONUNIFORM VALTYPE=REAL
+ DATA=(1,
+ (0.000000e+00 5.602360e-11 -7.047240e-12)
+ )
.MODEL lmod1 N=2 SPACING=NONUNIFORM VALTYPE=REAL
+ INFINITY=(3.93346e-7 4.93701e-8 3.93346e-7)
+ DATA=( 34,
+ (0.000000e+00 3.933460e-07 4.937010e-08 3.933460e-07)
+ (3.746488e+06 4.152139e-07 4.937010e-08 4.151959e-07)
. . . . . . . .
+ (4.000000e+09 3.940153e-07 4.937010e-08 3.940147e-07)
+ )
.MODEL rmod1 N=2 SPACING=NONUNIFORM VALTYPE=REAL
+ DATA=( 34,
+ (0.000000e+00 8.779530e-02 6.299210e-03 8.779530e-02)
+ (3.746488e+06 6.025640e-01 6.299210e-03 6.021382e-01)
. . . . . . . .
+ (4.000000e+09 1.690795e+01 6.299210e-03 1.689404e+01)
+ )
.MODEL qmod1 N=2 SPACING=NONUNIFORM VALTYPE=REAL
+ DATA=( 34,
+ (0.000000e+00 5.967166e-11 0.000000e+00 5.967166e-11)
```

```
+ (3.746488e+06 1.451137e-05 -1.821096e-06 1.451043e-05)
.....
+ (4.000000e+09 1.549324e-02 -1.944324e-03 1.549224e-02)
+ )
```

SP.Model Syntax

To examine SP .MODEL syntax, see Small-Signal Parameter Data Frequency Table Model (SP Model) on page 59.

Table 7 on page 115 is an example of a four-conductor transmission line system, and Table 8 on page 116 is a list of a tabular RLGC model.

Table 7 Input File Listing

Listing Type	W-element Tabular Model Example			
Header, options and sources	.OPTION POST V1 7 0 ac=1v dc=0.5v pulse(0.5v 1.5v 0ns 0.1ns) V2 8 0 dc=1v			
Analysis	.DC v1 0.5v 5.5v 0.1v SWEEP length POI 2 1.2 2 .AC lin 200 OHz 1GHz SWEEP Ro POI 3 400 41.6667 400 .TRAN 0.1ns 50ns			
Termination	R1 7 1 50 R2 4 0 450 R3 5 0 450 R8 6 0 450 R5 4 5 10800 R6 5 6 10800 R7 4 6 1393.5			

Listing Type	W-element Tabular Model	Example	
Analytical RLGC model (<i>W</i> -element)	n=3.MODEL analymod W MODELTYPE=RLGC N=3		
	+ Lo=2.41667e-6 + 0.694444e-6 + 0.638889e-6 + Co=20.9877e-12		2.41667e-6
	+ -12.3457e-12	29.3210e-12 -12.3457e-12	20.9877e-12
	+ 0 + 0 + Go=0.585937e-3	41.6667 0	41.6667
	+ 0 + 0 + Rs=0.785e-5	0.585937e-3 0	0.585937e-3
	+ 0 + 0 + Gd=0.285e-6	0.785e-5 0	0.785e-5
	+ 0 + 0 .ENDS sub	0.285e-6 0	0.285e-6
Tabular RLGC model (<i>W</i> -element)	.ALTER Tabular Mode .SUBCKT sub 1 2 3 4 W1 n=3 1 2 3 4 5 6 .INCLUDE table.txt .ENDS sub	15678	5e6 tablem odel=trmod

Table 7 I	nput File Listing
-----------	-------------------

Table 8Tabular RLGC Model

Listing Type	W-element Tabular Model Example
RLGC table model definition	.MODEL trmod W MODELTYPE=TABLE N=3 + LMODEL=1mod CMODEL=cmod RMODEL=rmod GMODEL=gmod
C model	.MODEL cmod sp N=3 VALTYPE=REAL INTERPOLATION=LINEAR + DATA=(1 2.09877e-11 -1.23457e-11 2.9321e-11 + -4.01235e-12 -1.23457e-11 2.09877e-11)

Listing Type	W-element Tabular Model Example
L model	.MODEL lmod sp N=3 VALTYPE=REAL INTERPOLATION=LINEAR + INFINITY= 2.41667e-06 6.94444e-07 2.36111e-06 + 6.38889e-07 6.94444e-07 2.41667e-06 FSTOP=1e+07 + DATA=(25 2.41667e-06 6.94444e-07 2.36111e-06 + 6.38889e-07 6.94444e-07 2.41667e-06 2.41861e-06 + 6.94444e-07 2.41707e-06 6.94444e-07 2.36151e-06 + 6.38889e-07 6.94444e-07 2.41707e-06)
R model	.MODEL rmod sp N=3 VALTYPE=REAL INTERPOLATION=LINEAR + FSTOP=1e+10 DATA=(200 41.6667 0 41.6667 0 0 41.6667 + 41.7223 0 41.7223 0 0 41.7223 + 42.4497 0 42.4497 0 0 42.4497 42.4517 0 42.4517 0 0 + 42.4517)
G model	.MODEL gmod sp N=3 VALTYPE=REAL INTERPOLATION=LINEAR + FSTOP=1e+08 + DATA=(100 0.000585937 0 0.000585937 + 0 0 0.000585937 0.282764 0 0.282764 0 0 0.282764 + 1.42377 0 1.42377 0 0 1.42377 1.42381 0 1.42381 + 0 0 1.42381)


Table 8Tabular RLGC Model

Introducing Causality Check for W-element RLGC Table Model

To improve the accuracy of W-element RLGC table model, you can introduce a complex dielectric coefficient to assure causality for the W-element RLGC table model. You can use the keyword FITGC=[1|0] when using the W-element RLGC table model to turn on or turn off this method. By default, FITGC=0.

Although the dielectric properties have only a slight frequency-dependent character, they have an impact on transmission line simulation accuracy in that not only does that signal appear at the output port before the delay time is reached, but there is also a non-consistency between the segmented lines and an integral line. Figure 37 and Figure 38 on page 118 show that when a long transmission line is separated into 50 series connected segments, the output signal at the far end of the lines has large discrepancies compared to a single line, while they should be the same. When applying DELAYOPT=3, the discrepancy becomes even bigger. This is due to the errors introduced by inter-/extrapolation at a high frequency band which are more accurately fitted, and, therefore, more explicitly exposed in the simulation results.

Chapter 3: W-element Modeling of Coupled Transmission Lines Using the W-element







Figure 38 Non-consistency between segmented lines and one integral line; DELAYOPT=3



The solution to this issue lies in the dielectric properties of a transmission line system. In an ideal capacitor, the current that flows through the capacitor is exactly 90 degrees out of phase with the voltage sine wave. If the ideal

capacitor were filled with an insulator with a dielectric constant of ε_r , the capacitance would increase to $C = \varepsilon_r C_0$. However, real dielectric materials have some resistivity associated, which leads to leakage current. This current is completely in phase with the voltage. It can be modeled as an ideal resistor. By conventional transmission line theory, it is modeled by conductor G.

Both of C and G are frequency-dependent parameters in a real transmission line system. The frequency-dependent character comes from the dipoles in dielectric material. Actually, both of these two terms relate to the number of dipoles, how large they are and how they are able to move. These characters are described by dielectric constant of the material.

$$\varepsilon_{r}(\omega) = \varepsilon_{r}'(\omega) + j\omega_{r}''(\omega)$$

$$tg\delta = \frac{\varepsilon_{r}''}{\varepsilon_{r}'}$$

$$C(\omega) = \varepsilon_{r'}(w)C_{0}$$

$$C(\omega) = \omega C(\omega)tg\delta = \omega\varepsilon_{r}''(\omega)C_{0}$$

Equation 53

The real part of ε corresponds to the motion of the dipoles that are out of phase with the applied field and contributes to increasing capacitance, while the imaginary part corresponds to the motion of the dipoles that are in phase with the applied voltage and contribute to the losses.

Since the frequency-dependent character of both of these terms relates to the motion of dipoles, which can be described by $\varepsilon_r \omega$, the real and imaginary part

of ε_r must satisfy the Kramers-Kronig relationship. And therefore, we can fit with rational function.

Equation 54
$$\varepsilon_r(\omega) = D + j\omega E + \sum_{m=1}^{N} \frac{C_m}{j\omega - A_m}$$

Once we get $\varepsilon_r \omega$, we can calculate accurate $C(\omega)$ and $G(\omega)$ interpolation and extrapolation, using Equation 54.

Once HSPICE gets a successful fitting, we can get a $G(\omega)$ and $C(\omega)$ matrix from the fitting result. Since we only consider the RMS error of the real part during the fitting process, we will get only the $C(\omega)$ matrix from the fitting result. For $G(\omega)$, we will still use the conventional linear interpolation and extrapolation because of its strong dependency on (ω) .

Input Model 5: S Model

The W-element can accept the transmission line-based S-parameters as input. To use the W-element with the S Model on the W-element card specify the following line:

SMODEL=Smodel_name NODEMAP=XiYj...

Where,

- Smodel_name is an S model, which is normally used for an S-element. Use the XLINELENGTH keyword in the S Model statement to indicate the line length of the system where the S-parameters are extracted. This keyword is required only when you use an S Model with a W-element. See S-element Syntax on page 29 for more information.
- NODEMAP is a string that assign each index of the S-parameter matrix to one of the W-element terminals. This string must be an array of pairs that consists of a letter and a number, (for example, Xn), where
 - X= I, i, N, or n to indicate near end (input side) terminal of the W-element
 - X= O, i, F, or f to indicate far end (output side) terminal of the W-element.

For example, NODEMAP = III20102 represents that the

- 1st port of the s-matrix corresponds to the 1st near end terminal of the W-element.
- 2nd port of the s-matrix corresponds to the 2nd near end terminal of the W-element.
- 3rd port of the s-matrix corresponds to the 1st far end terminal of the W-element.
- 4th port of the s-matrix corresponds to the 2nd far end terminal of the W element.

NODEMAP = I1I2I3...InO10203...On is the default setting.

S Model Conventions

When specifying an S model, you must adhere to the following rules and conventions:

- The size of the NODEMAP array must be the same as twice the line number of the W-elements and also must be the same as the port count of the S-parameter matrices.
- If the W-element input model is SMODEL, an S model definition must accompany that input model.
- S-parameters must have even number of terminals.
- S-parameters must be symmetric.
- S-parameters must be passive.
- Transmission-line based S-parameters can be used with different lengths of a system when the varying length keyword (L) in a W-element instance statement is present.
- The XLINELENGTH keyword must be set when used in S Models that use W-elements.

S Model Example

The following input netlist file shows S model input for the W-element:

```
**** W Element Example: S Model ***
rout out 0 50
vin in gnd LFSR (1 0 0 0.1n 0.1n 1g 1 [5,2] rout=50)
*+ pulse(0 1 0 0.1n 0.1n 0.9n 2n)
W1 in gnd out gnd SMODEL=smodel N=1 l=0.3
+ NODEMAP=I101
.MODEL smodel S TSTONEFILE=w.s2p
+ XLINELENGTH=0.3
.opt accurate post
.tran .01n 20n
.end
```

Extracting Transmission Line Parameters (Field Solver)

The built-in 2-D electromagnetic field solver is highly-optimized for interconnects in stratified media. This field solver uses the W-element, and it supports optimization and statistical analysis within transient simulation.

The solver is based on:

- An improved version of the boundary-element method, and
- The filament method that is also implemented in the Synopsys product, Raphael.

See K. S. Oh, D. B. Kuznetsov, and J. E. Schutt-Aine, "Capacitance computations in a multi-layered dielectric medium using closed-form spatial Green s functions," IEEE Trans. Microwave Theory and Tech., vol. 42, pp. 1443-1453, August 1994 for more information on the boundary-element method.

To learn more about BEM and Green's Function, see the *Raphael Reference Manual*.

Using the Field Solver Model

Use the field-solver model to specify a geometry model for the W-element transmission line. In the field-solver model:

- The list of conductors must appear last.
- Conductors cannot overlap each other.
- The Field Solver assumes that floating conductors are electrically disconnected, and does not support non-zero fixed charges. Because the field solver is designed as 2D, it ignores displacement current in floating conductors.
- The Field Solver treats metal layers in the layer stack as the reference node.
- Conductors defined as REFERENCE are all electrically-connected, and correspond to the reference node in the W-element.
- You must place signal conductors in the same order as the terminal list in the W-element statement. For example, the ith signal conductor (not counting reference and floating conductors), is associated with the ith input and output terminals specified in the corresponding W-element.

Floating and reference conductors can appear in any order.

Filament Method

This section describes the filament method for the skin-effect resistance and inductance solver. The 2D filament method uses data about magnetic coupling when it extracts frequency-dependent resistance and inductance. To use this solver, set COMPUTERS=yes in a .FSOPTIONS statement.

The following process explains the filament method:

- 1. The filament method divides the original conductor system into thin filaments.
- 2. From the coupling of these filaments, this method then derives the distributed magnetic coupling of the inside and outside of the conductor.
- 3. After dividing the conductors into thin filaments, this method creates the impedance matrix of the filament system:

 $Z_f = R_f + j\omega L_f$

4. This method use the following equation to solve the current matrix (if):

 $v_f = Z_f i_f$

In the preceding equation, the vf vector excites the filament system.

5. The filament method uses the result of this equation to calculate the partial current matrix of the conductor system ip as a sum of all filament currents:

Equation 55 $i_{p(j, k)} = \sum_{\text{filaments in conductor j}} i_f$ (@ k-th excitation vector)

6. The filament method use the following equation to solve the partial impedance matrix (Zp):

 $v_p = Z_p i_p$

7. From the components of the partial impedance matrix, the filament method uses the following relationship to calculate the components of the loop $Z_{p(j, k)}[j, k:0 \sim n]$ impedance matrix:

Equation 56 $z_{l(j, k)} = z_{p(j, k)} - z_{p(j, 0)} - z_{p(k, 0)} + z_{p(0, 0)}$

In the preceding equation, n is the number of signal (non-reference) conductors in the system.

Note:

W-element analysis uses these loop impedance components.

For full discussion of the .FSOPTIONS command, see Accelerating the Welement Field Solver Using an Iterative Solver on page 131 or .FSOPTIONS in the HSPICE Reference Manual: Commands and Control Options.

Modeling Geometries

In geometry modeling:

- The number of dielectric layers is arbitrary.
- You can arbitrarily shape the conductor cross-section, including an infinitelythin strip.
- The number of conductors is unlimited.
- The current dielectric region must be planar.
- Conductors must not overlap each other.
- Magnetic materials are not supported.

Geometric modeling outputs the Maxwellian (short-circuit) transmission line matrices: C, L, Ro, Rs, Go, and Gd. (See Equations and Parameters on page 76.)

Solver Limitation

When the field solver computes the conductance matrices (Go and Gd), if the media are not homogeneous, then the solver uses the arithmetic average values of conductivities and loss tangents.

Field-Solver-Related Netlist Statements

Table 9 describes the netlist statements that specifically relate to the field solver. For the syntax and examples of these statements, see .FSOPTIONS in the HSPICE Reference Manual: Commands and Control Options.

Table 9Field-Solver Statement Syntax

Statement	Usage
.MATERIAL	Use this statement to define the properties of a material.
.LAYERSTACK	Use this statement to define a stack of dielectric or metal layers.
.SHAPE	Use this statement to define a shape. The Field Solver uses the shape to describe a cross-section of the conductor.
.FSOPTIONS	Use this statement to set various options for the field solver.
.MODEL W MODELTYPE=FieldSolver	Type of transmission-line model.

Field Solver Model Syntax

Use a . MODEL statement to define a field solver.

Syntax

.MODEL mname W MODELTYPE=FieldSolver

- + LAYERSTACK=name <FSOPTIONS=name>
- + <RLGCFILE=name> <COORD=0 | DESCART | 1 | POLAR>
- + <OUTPUTFORMAT=RLGC | RLGCFILE>
- + CONDUCTOR=SHAPE=name <MATERIAL=name>
- + <ORIGIN=(x,y)> <TYPE=SIGNAL | REFERENCE | FLOATING>) ...

Parameter	Description
mname	Model name.
LAYERSTACK	Name of the associated layer stack.

Chapter 3: W-element Modeling of Coupled Transmission Lines

Extracting Transmission Line Parameters (Field Solver)

Parameter	Description
FSOPTIONS	Associated option name. If you do not specify this entry, the Field Solver uses the default options.
RLGCFILE	Use the output file for RLGC matrices, instead of the standard error output device. If the specified file already exists, then the Field Solver appends the output.
	To generate output, you must set PRINTDATA in .FSOPTIONS to YES.
COORD	The polar field solver is invoked only when COORD=1 or COORD=POLAR.
OUTPUTFORMAT	Model syntax format for RLGC matrices in the W-element. Specified in the RLGC file. Default format is an RLGC model.
SHAPE	Shape name.
ху	Coordinates of the local origin.
MATERIAL	Conductor material name. If you do not specify this entry, the Field Solver uses the predefined metal name PEC (perfect electrical conductor) by default.
ORIGIN	The (radius, degree) of the polar field solver.
TYPE	One of the following conductor types: SIGNAL: a signal node in the W-element (the default). REFERENCE: the reference node in the W-element. FLOATING: floating conductor, no reference to W-element.

Using the Field Solver to Extract a RLGC Tabular Model

You can use the Field Solver to extract a RLGC tabular model which allows higher flexibility of dependence on frequency.

Syntax for Extracting RLGC Tabular Model

.FSOPTIONS name <ACCURACY=LOW | MEDIUM | HIGH>

- + <GRIDFACTOR=val> <PRINTDATA=YES |NO>
- + <COMPUTE_GO=YES | NO> <COMPUTE_GD=YES | NO>
- + <COMPUTE RO=YES NO> <COMPUTE RS=YES NO DIRECT ITER>
- + <COMPUTETABLE=frequency sweep>

Note:

The forms of the following arguments are interchangeable:

COMPUTEGO : COMPUTE_GO COMPUTEGD : COMPUTE_GD COMPUTERO : COMPUTE_RO COMPUTERS : COMPUTE_RS COMPUTETABLE : COMPUTE TABLE

Keyword

COMPUTETABLE

Frequency sweep	Definition	
COMPUTETABLE	Specify a type of frequency sweep. You can specify either LIN, DEC, OCT, POI. Specify the nsteps, start, and stop values using the following syntax for each type of sweep:	
	LIN nsteps start stop	
	DEC nsteps start stop	
	 OCT nsteps start stop 	
	POI nsteps freq_values	

Once a frequency sweep is specified, the W-element computes transmission line parameters at specified frequency points. In addition, since resistance and conductance at DC (zero frequency) and capacitance and inductance at infinite frequency are essential to ensure the accuracy, these four matrices are automatically computed regardless of the sweep configuration.

In the table model extraction, series impedance, $Z(\omega) = R(\omega) + jwL(\omega)$ will be computed directly from the filament method solver. For shunt admittance, $Y(\omega) = G(\omega) + j\omega C(\omega)$, the static capacitance solver will still be used. From the static capacitance, C, and corresponding dielectric loss term,

 $Gd = 2.\pi \tan \delta.C$, a complex dielectric loss model will be derived. For further detail about the complex dielectric loss model generation, see Fitting Procedure Triggered by INCLUDEGDIMAG Keyword on page 80.

Note:

If you only set COMPUTEGD=yes in the .FSOPTIONS statement, you will not generate data in the GD matrix of the RLGC file. Since Gd is the dielectric loss conductance matrix, you also need to define the loss tangent values for each dielectric material you have in your layerstack.

For example:

.MATERIAL die1 DIELECTRIC ER=4.1 LOSSTANGENT=.012

Default

If the TABLEMODEL keyword is not specified, a conventional a RLGC model is generated.

Note:

When table model output is selected, for computational efficiency, the iterative solver (COMPUTE_RS=ITER) is chosen by default.

Sample Output

```
.MODEL rmod1 sp N=3 MATRIX=SYMMETRIC
+ SPACING=POI VALTYPE=REAL INTERPOLATION=LINEAR
+ DC = 3.850667e+04
+ 7.700000e+03 3.850667e+04
+ 7.700000e+03 7.700000e+03 3.850667e+04
+ INFINITY = 1.444000e+05
+ 3.082000e+04 1.402667e+05
+ 2.389333e+04 3.082000e+04 1.444000e+05
+ DATA = (20)
+ 0.000000e+00
+ 3.850667e+04
+ 7.700000e+03 3.850667e+04
+ 7.700000e+03 7.700000e+03 3.850667e+04
+ ....
+
.MODEL lmod1 sp N=3 MATRIX=SYMMETRIC
+ SPACING=POI VALTYPE=REAL INTERPOLATION=LINEAR
+ INFINITY = 6.624667e-07
+ 2.603333e-07 7.253333e-07
+ 1.406667e-07 2.603333e-07 6.624667e-07
+ DATA = (20)
+ 0.000000e+00
+ 9.733333e-07
+ 4.876000e-07 9.806667e-07
+ 3.454000e-07 4.876000e-07 9.733333e-07
+ ....
+
.MODEL gmod1 sp N=3 MATRIX=SYMMETRIC
+ SPACING=POI VALTYPE=REAL
+ DC = 0.000000e+00
+ 0.000000e+00 0.000000e+00
+ 0.000000e+00 0.000000e+00 0.000000e+00
+ DATA=(1
+ 0.000000e+00
+ 0.000000e+00
+ 0.000000e+00 0.000000e+00
+ 0.000000e+00 0.000000e+00 0.000000e+00
+ .....
+
.MODEL cmod1 sp N=3 MATRIX=SYMMETRIC
+ SPACING=POI VALTYPE=REAL+ INFINITY = 3.930057e-17
+ -1.300346e-17 3.969922e-17 + -3.026179e-18 -1.300788e-17
3.929558e-17
+ DATA=( 20+ 0.000000e+00
+ 3.930057e-17 + -1.300346e-17 3.969922e-17
+ -3.026179e-18 -1.300788e-17 3.929558e-17 + ....
```

HSPICE® Signal Integrity User Guide A-2007.12

Accounting for Surface Roughness Effect in HSPICE W-element

In real devices operating at high frequency range, skin effect causes a secondary effect since the surfaces of conductors are not flat but have some roughness. When a majority of current propagates across the rough surfaces, there is a non-negligible increase in series impedance. Since the influence of this phenomenon depends on the dominance of current around the conductor surface, this effect is also frequency-dependent.

HSPICE provides two ways to take this frequency-dependent increase of series impedance into account:

- Scaling RS matrix
- Calculating root mean square (RMS) surface roughness height

To scale the RS matrix use the SCALE_RS keyword with scaling factor and apply it to the skin-effect (Rs) matrix. Thus, the series impedance is expressed as

Equation 57 $S R(f) = Ro + (1+j) \cdot \sqrt{f} \cdot SCALE_RS \cdot Rs$

To calculate the RMS surface roughness height, the ratio of impedance increment, SR, may be empirically estimated as,

Equation 58
$$SR = \frac{2}{\pi} \tan^{-1} \left(1.4 \left(\frac{\Delta}{\delta s(f)} \right)^2 \right)$$

Where, Δ and δs are the RMS surface roughness height and skin depth of the conductor material. Then, when the W-element filament field solver runs, at each frequency point, series impedance is re-scaled using the surface roughness factor as,

Equation 59 $Z'(f) = (1 + SR) \cdot Z(f)$

Syntax for Scaling RS Matrix

Wxxx nil ni2… ref_in nol no2… ref_out + <SCALE RS=value>

Keyword

SCALE_RS: Scaling factor to the RS matrix

Syntax for Taking RMS Surface Roughness of Conductor Materials

.material copper metal conductivity=value <roughness=value>

Keyword

ROUGHNESS: RMS surface roughness height

Note:

The current release uses the averages of surface roughness factor and skin depth when you specify multiple conductor materials in one field solver system.

Accelerating the W-element Field Solver Using an Iterative Solver

You can increase the speed of the W-element magnetic coupling field solver with an iterative solver. The skin effect solver employs the filament method which requires discretization of all the area inside of conductors to see frequency-dependent current distribution. Since the filament solver has to solve multiple frequency points to capture frequency dependent effect, it consumes the majority part of field solver run-time. To accelerate field solver by using the iterative solver, declare the ITER option.

Syntax

FSOPTIONS name <ACCURACY=LOW | MEDIUM | HIGH>

- + <GRIDFACTOR=val> <PRINTDATA=YES |NO>
- + <COMPUTE_GO=YES | NO> <COMPUTE_GD=YES | NO>
- + <COMPUTE_RO=YES NO> <COMPUTE_RS=YES NO DIRECT ITER>
- + <COMPUTETABLE=frequency_sweep>

Keyword

COMPUTERS or COMPUTE_RS

COMPUTERS Options	Definition
YES	Activate filament solver with direct matrix solver
NO	Do not to perform filament solver
DIRECT	Activate filament solver with direct matrix solver (same as ${\tt YES})$
ITER	Activate filament solver with iterative matrix solver

For full discussion of the .FSOPTIONS command, see .FSOPTIONS in the HSPICE Reference Manual: Commands and Control Options.

Field Solver Examples

The following examples show you how to use the Field Solver. All of the examples shown in this section run with the HIGH accuracy mode and with GRIDFACTOR = 1.

Example 1: Cylindrical Conductor Above a Ground Plane

This is an example of a copper cylindrical conductor above an ideal (lossless) ground plane.

With these formulas, you can derive the exact analytical formulas for all transmission line parameters:

Equation 60
$$L = \frac{1}{\mu\epsilon}C^{-1}$$

Equation 61 $G = \frac{\sigma_d}{\varepsilon}C = \omega \cdot \tan(\delta) \cdot C$

Equation 62
$$R = \frac{1}{\sigma_c \delta \pi d} \left[\frac{2H/d}{\sqrt{(2H/d)^2 - 1}} \right] = \sqrt{f} \sqrt{\frac{\pi \mu}{\sigma_c}} \frac{1}{\pi d} \left[\frac{2H/d}{\sqrt{(2H/d)^2 - 1}} \right]$$

See S. Ramo, J. R. Whinnery, and T. V. Duzer, *Fields and Waves in Communication Electronics*, 2nd ed. New York: Wiley, 1984, for further information.

Figure 39 shows the geometry of a copper cylindrical conductor above an ideal ground plane.

Equation 63
$$C = \frac{2\pi\varepsilon}{\operatorname{acosh}\left(\frac{2H}{d}\right)}$$

Figure 39 Cylindrical Conductor Above a Perfect Electrical Conductor Ground Plane




Table 10 lists the corresponding netlist.

Table 10 Input File Listing

Listing Type	Field Solver Cylindrical Example
Header, options and sources	* Example: cylindrical conductor .OPTION PROBE POST VIMPULSE in1 gnd PULSE 4.82v 0v 5n 0.5n 0.5n 25n
W-element	W1 in1 gnd out1 gnd FSmodel=cir_trans N=1 l=0.5
Materials	.MATERIAL diel_1 DIELECTRIC ER=4, LOSSTANGENT=1.2e-3 .MATERIAL copper METAL CONDUCTIVITY=57.6meg
Shapes	.SHAPE circle_1 CIRCLE RADIUS=0.5mm
Defines a half-space	.LAYERSTACK halfSpace BACKGROUND=diel_1, LAYER=(copper,1mm)
Option settings	.FSOPTIONS opt1 PRINTDATA=YES, + COMPUTERS=yes, COMPUTEGD=yes

Listing Type	Field Solver Cylindrical Example
Model definition	<pre>.MODEL cir_trans W MODELTYPE=FieldSolver + LAYERSTACK=halfSpace, FSOPTIONS=opt1, RLGCFILE=ex1.rlgc + CONDUCTOR=(SHAPE=circle_1, ORIGIN=(0,4mm), + MATERIAL=copper)</pre>
Analysis, outputs and end	.TRAN 0.5n 100n .PROBE v(out1) .END

Table 10 Input File Listing

Compare the computed results with the analytical solutions in Table 11 on page 134. The Field Solver computes the resistance and conductance at the frequency of 200 MHz, but does not include the DC resistance (Ro) and conductance (Go) in the computed values.

Table 11Comparison Result

Value	Exact	Computed
C (pF/m)	89.81	89.66
L (nH/m)	494.9	495.7
G (mS/m)	0.1354	0.1352
R (Ω/m)	1.194	1.178

Example 2: Stratified Dielectric Media

This is an example of three traces immersed in a stratified dielectric media (see Figure 40).




Figure 40 Three Traces Immersed in Stratified Dielectric Media

Table 12 shows the input file.

 Table 12
 Input File for Three Traces Immersed in Stratified Dielectric Media

Listing Type	Field Solver Stratified Dielectric Example
Header, options and sources	* Example: three traces in dielectric .OPTION PROBE POST VIMPULSE in1 gnd PULSE 4.82v 0v 5n 0.5n 0.5n 25n
W-element	W1 in1 in2 in3 gnd out1 out2 out3 gnd + FSmodel=cond3_sys N=3 l=0.5
Materials	.MATERIAL diel_1 DIELECTRIC ER=4.3 .MATERIAL diel_2 DIELECTRIC ER=3.2
Shapes	.SHAPE rect_1 RECTANGLE WIDTH=0.35mm, HEIGHT=0.07mm
	.LAYERSTACK stack_1 + LAYER=(PEC,1um),LAYER=(diel_1,0.2mm), + LAYER=(diel_2,0.1mm)
Option settings	.FSOPTIONS opt1 PRINTDATA=YES
Three conductors share the same shape	<pre>.MODEL cond3_sys W MODELTYPE=FieldSolver, + LAYERSTACK=stack_1, FSOPTIONS=opt1, RLGCFILE=ex2.rlgc + CONDUCTOR=(SHAPE=rect_1,ORIGIN=(0,0.201mm)), + CONDUCTOR=(SHAPE=rect_1,ORIGIN=(0.5mm,0.301mm)), + CONDUCTOR=(SHAPE=rect_1,ORIGIN=(1mm,0.301mm))</pre>

 Listing Type
 Field Solver Stratified Dielectric Example


 Analysis, outputs and end
 .TRAN 0.5n 100n .PROBE v(out1) .END


 Table 12
 Input File for Three Traces Immersed in Stratified Dielectric Media

Note:

W. Delbare and D. D. Zutter, "Space-domain Green's function approach to the capacitance calculation of multi-conductor lines in multi-layered dielectrics with improved surface charge modeling," IEEE Trans. Microwave Theory and Tech., vol. 37, pp. 1562-1568, October 1989.

Figure 41 on page 136 shows the results of convergence analysis, based on the total capacitance of the first conductor with respect to the GRIDFACTOR parameter.





Example 3: Two Traces Between Two Ground Planes

This is an example of two traces between two ground planes (in other words, a coupled strip line) (see Figure 42 on page 137).




Figure 42 Example of a Coupled Strip Line

Table 13 lists the complete input netlist.

Listing Type	Field Solver Ground Planes Example
Header, options and sources	* Example: two traces between gnd planes .OPTION PROBE POST VIMPULSE in1 gnd PULSE 4.82v 0v 5n 0.5n 0.5n 25n
W-element	W1 in1 in2 gnd out1 out2 gnd FSmodel=cond2_sys +N=2 l=0.5
Materials	.MATERIAL diel_1 DIELECTRIC ER=10.0 .MATERIAL diel_2 DIELECTRIC ER=2.5
Shapes	.SHAPE rect RECTANGLE WIDTH=1mm, + HEIGHT=0.2mm,
Top and bottom ground planes	.LAYERSTACK stack_1, + LAYER=(PEC,1mm), LAYER=(diel_1,2mm), + LAYER=(diel_2,3mm), LAYER=(PEC,1mm)
Option settings	.FSOPTIONS opt1 PRINTDATA=YES

Listing Type	Field Solver Ground Planes Example
Two conductors share the same shape	<pre>.MODEL cond2_sys W MODELTYPE=FieldSolver, + LAYERSTACK=stack_1, FSOPTIONS=opt1 RLGCFILE=ex3.rlgc + CONDUCTOR=(SHAPE=rect, ORIGIN=(0,3mm)), + CONDUCTOR=(SHAPE=rect,ORIGIN=(1.2mm,3mm))</pre>
Analysis, outputs and end	.TRAN 0.5n 100n .PROBE v(out1) .END

 Table 13
 Input Netlist for Two Traces Between Two Ground Planes

Table 14 compares the computed result with the Finite Element (FEM) solver result.

 Table 14
 Comparison Between Computed and FEM Solver Results

Computed	[214.1 -105.2 -105.2 214.1] (pF/m)
FEM Solver	[217.7 –108.2] 108.2 217.7] (pF/m)

Example 4: Using Field Solver with Monte Carlo Analysis

The following example shows how to use Monte Carlo transient analysis to model variations in the manufacturing of a microstrip.

The transient output waveforms are show in Figure 43.




Figure 43 Monte Carlo Analysis with Field Solver and W-element

Table 15 shows the input listing with the W-element.

Listing Type	Field Solver Monte Carlo Example
Header, options and sources	*PETL Example: with Monte Carlo .OPTION PROBE POST + VIMPULSE in1 gnd AC=1v PULSE 4.82v 0v 5ns + 0.5ns 0.5ns 25ns
Parameter definitions	.PARAM x1=Gauss(0,0.02,1) x2=Gauss(0.5mm,0.02,1) + x3=Gauss(1mm,0.02,1) .PARAM dRef=1u dY1=Gauss(2mm,0.02,1) + dY2=Gauss(1mm,0.02,1)
W-element	W1 in1 in2 in3 0 out1 out2 out3 0 + FSMODEL=cond3_sys N=3 l=0.5
Materials	.MATERIAL diel_1 DIELECTRIC ER=4.3 .MATERIAL diel_2 DIELECTRIC ER=3.2
Shapes	.SHAPE r1 RECTANGLE WIDTH=0.35mm, HEIGHT=0.070mm


Listing Type	Field Solver Monte Carlo Example
Uses the default AIR background	.LAYERSTACK stack_1 LAYER= (PEC,dRef), + LAYER=(diel_1,dY1), LAYER= (diel_2,dY2)
Three conductors share the same shape	<pre>.MODEL cond3_sys W MODELTYPE=FieldSolver, + LAYERSTACK=stack1, + CONDUCTOR=(SHAPE=r1,ORIGIN=(x1,`dRef+dY1')), + CONDUCTOR=(SHAPE=r1,ORIGIN=(x2,`dRef+dY1+dY2')), + CONDUCTOR=(SHAPE=r1,ORIGIN=(x3,`dRef+dY1+dY2'))</pre>
Analysis, outputs and end	.PROBE TRAN v(in1) v(out1) v(in3) .PROBE AC v(out1) v(out3) .PROBE DC v(in1) v(out1) v(out3) .AC LIN 200 OHz 0.3GHz .DC VIMPULSE 0v 5v 0.01v .TRAN 0.5ns 100ns SWEEP MONTE=3 .END

Table 15Input File Listing with the W-element (Continued)

Example 5: Modeling Coaxial and Shielded Twin-Lead Lines Using the Polar Field Solver

The following examples show how to model a coaxial line and a twin-lead line. The keyword coord=polar (or coord=1) invokes the polar field solver. When the polar field solver is used, the conductor position is defined in polar coordinates (radius, angle in degrees). Only one dielectric is permitted and the dielectric layer is surrounded by ground.







Coax Line

```
*PETL Example: Coaxial Line
.OPTION PROBE POST
VIMPULSE in1 qnd AC=1v PULSE 4.82v 0v 5ns
+0.5ns 0.5ns 25ns
*W element
W1 in1 gnd out1 gnd FSMODEL=coax N=1, L=1
R1 out1 qnd 50
* [[ Material List ]]
.MATERIAL diel 1 DIELECTRIC ER=4
.MATERIAL copper METAL CONDUCTIVITY=57.6meg
* [[ Shape List ]]
.SHAPE circle 1 CIRCLE RADIUS=0.5m
* [[ Layer Stack ]]
.LAYERSTACK coaxial LAYER=(diel 1 11m) $ only one
* [[ Field solver option ]]
.FSOPTIONS myOpt printdata=yes computers=yes computegd=yes
     computego=yes
* [[ Field solver model ]]
.MODEL coax W MODELTYPE=FIELDSOLVER FSOPTIONS=myOpt COORD=polar
+ LAYERSTACK=coaxial, RLGCFILE=coax.rlgc
+ CONDUCTOR = ( SHAPE=circle 1, MATERIAL=copper, ORIGIN=(0, 0) )
.TRAN 0.5n 100n
.PROBE v(in1) v(out1)
.END
```

Shielded Twin-Lead Line





HSPICE® Signal Integrity User Guide A-2007.12

Chapter 3: W-element Modeling of Coupled Transmission Lines

Extracting Transmission Line Parameters (Field Solver)

```
*PETL Example: Shield twin-lead lines
.OPTION PROBE POST
VIMPULSE in1 qnd AC=1v PULSE 4.82V 0v 5ns
+0.5ns 0.5ns 25ns
*W element
W1 in1 in2 0 out1 out2 0 FSMODEL=twin, N=2, L=1
R1 out1 gnd 50
R2 out2 qnd 50
R3 in2 qnd 50
* [[ Material List ]]
.MATERIAL diel 1 DIELECTRIC ER=4
.MATERIAL copper METAL CONDUCTIVITY=57.6meg
* [[ Shape List ]]
.SHAPE circle 1 CIRCLE RADIUS=0.5m
* [[ Layer Stack ]]
.LAYERSTACK coaxial LAYER=(diel 1 11m)) $ only one
* [[ Field solver option ]]
.FSOPTIONS myOpt printdata=yes computers=yes computegd=yes
   computego=yes
* [[ Field solver model ]]
.MODEL twin W MODELTYPE=FIELDSOLVER FSOPTIONS=myOpt COORD=polar
+ LAYERSTACK=coaxial, RLGCFILE=twin.rlqc
+ CONDUCTOR = ( SHAPE=circle 1, MATERIAL=copper,
   ORIGIN=(4.5m, 0) )
+ CONDUCTOR = ( SHAPE=circle 1, MATERIAL=copper,
   ORIGIN=(4.5m, 180) )
.TRAN 0.5n 100n
.PROBE v(in1) v(out1) v(out2)
.END
```

W-element Passive Noise Model

The W-element is a passive transmission line model. When the transmission lines are lossy, they generate thermal noise. The W-element passive noise model is used to describe these noise effects. The W-element passive noise model supports normal, two-port and multi-port (.NOISE and .LIN noisecalc=1 [or 2 for N-port]). See Noise Parameters in 2-Port and N-Port Networks.

Input Interface

To trigger a passive noise model, the NOISE and DTEMP keywords in an W-element statement are used:

W i1 i2 ... iN iR o1 o2 ... oN oR N=val L=val + ... + <NOISE=[1|0] > <DTEMP=value>

Parameter	Description
NOISE	Activates thermal noise.
	 1 (default): element generates thermal noise 0: element is considered noiseless
DTEMP	Temperature difference between the element and the circuit, expressed in $^\circ\text{C}.$ The default is 0.0.
	Element temperature is calculated as:
	T = Element temperature (°K) = 273.15 (°K) + circuit temperature (°C) + DTEMP (°C)
	Where circuit temperature is specified using either the .TEMP statement, or by sweeping the global TEMP variable in .DC, .AC, or .TRAN statements.
	When a .TEMP statement or TEMP variable is not used, the circuit temperature is set by .OPTION TNOM, which defaults to 25 °C unless you use .OPTION SPICE, which raises the default to 27 °C.

When NOISE=1, HSPICE generates a 2N×2N noise-current correlation matrix from the N-conductor W-element admittance matrix according to Twiss' Theorem. The result can be stamped into an HSPICE noise analysis as 2N-correlated noise current sources: j_i (i=1~2N), as shown below:

$$C = 2kT(Y + Y^*T) = \begin{bmatrix} \overline{j_1|^2} & \overline{j_1j_2^*} & \dots \overline{j_1j_{2N}^*} \\ \overline{j_2j_1^*} & \overline{j_2|^2} & \dots \overline{j_2j_{2N}^*} \\ \dots & \dots & \dots \\ \overline{j_{2N}j_1^*|} & \overline{j_{2N}j_2^*|} & \dots \overline{j_{2N}|^2} \end{bmatrix}$$

Where,


i=1~N corresponding to N input terminals

HSPICE® Signal Integrity User Guide A-2007.12

i=N+1~2N corresponding to N output terminals.

The noise-current correlation matrix represents the frequency-dependent statistical relationship between 2N noise current sources, j_i (i=1~2N), shown in the following figure.

Figure 46 Frequency-dependent relationship, 2N noise current sources



Output Interface

HSPICE creates a *.lis* output list file that shows the results of a noise analysis just as any other noisy elements. The format is as follows:

**** w element squared noise voltages (sq v/hz)

element 0:w1 N(i,j) data r(N(i,j)) data ... i,j = 1~N ... total data

Where:

- N(i,j) = contribution of j₁j_i* to the output port
- r (N(i,j)) = transimpedance of j_i to the output port
- total = contribution of total noise voltage of the W-element to the output port.

Using the TxLine (Transmission Line) Tool Utility

This section describes how to use the CosmosScope W-element GUI utility, TxLine Tool for creating transmission line models.


The TxLine tool supports GUI-driven creation and characterization of models of systems of coupled transmission lines. The tool allows you to create models of many types of simply connected systems of transmission lines from 2-D geometrical description of the system cross-section, material properties, and length specifications. The TxLine Tool may be used to create models of interacting conductors in a cable or IC interconnect systems. The tool and model solution algorithms provide the essential functional capability of the HSPICE W-element, and allow RLGC model descriptions to be generated that are suitable for simulation in HSPICE.

Invoking the TxLine Tool

Currently, the TxLine tool is packaged with the CosmosScope installation package, which is a separate installation.

To invoke the utility, on the command-line, enter:

% txTool



Getting Started with TxLine Tool Figure 47TxLine Tool with controls called

The TxLine utility has a XY graphical canvas work area where you assemble the 2D geometrical description of your coupled transmission lines.

The tool's free space white background canvas is "air" (dielectric), and is called out in a text status line located in bottom of window, when the mouse cursor rolls over this region. If you mouse over of any inserted dielectric layers and conductors, this status line provides information on their properties. It also reports Rules Check information to verify the validity of your 2-D transmission line system. You must first lay down a reference plane (ground layer), then sequentially add other dielectric layers and conductors in any order. Doubleclicking on inserted graphical objects displays a Geometry Attributes form, and a right mouse click pops up a general property menu which contains more options for editing and setting material properties.

The default material for the reference plane and conductors is Cu, and you may specify different material properties such as conductivity, permittivity, and permeability in the Material Property form available under the general property menu.

The Options > Field Solver allows you to set W-element field solver options.

The Options > Instance Parameters allows you to set the transmission line system length (default = 1 meter), name (if not already set in a previous Save or SaveAs operation), and several specialized parameters.

The Options > Model Save Selections allows you to specify your preference for either HSPICE models or MAST templates (models) and symbols to be generated.

You can generate and view HSPICE models and MAST templates by clicking the Generate Template icon button.

The model can then be saved (File > Save As...).

A *.ai_txline file is saved along with all requested files. The 2D transmission line geometry and field solver attributes may be restored by loading this file into the TxLine tool.

For full details about the HSPICE Field Solver, refer to the section "Extracting Transmission Line Parameters (Field Solver)" in the W-element Modeling of Coupled Transmission Lines chapter of the HSPICE Signal Integrity User Guide.

To learn about the MAST language, refer to the *Saber® MAST Language User Guide* and *Saber® MAST Language Reference Manual*.

References

- [1] Luca Daniel and Joel Philips, "Model Order Reduction for Strictly Passive and Causal Distributed Systems," proceeding of DAC, June, 2002
- [2] [2] Colin Gordon, Thomas Blazeck, and Raj Mittra, "Time-Domain Simulation of Multiconductor Transmission Lines with Frequency-Dependent Losses," IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN, VOL. I I. NO. 11, pp. 1372-1387, NOVEMBER 1992
- [3] [3] Qingiian Yu and Omar Wing, "Computational Models of Transmission Lines with Skin Effects and Dielectric Loss," IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: FUNDAMENTAL THEORY AND APPLICATIONS. VOL. 41, NO. 2, pp. 107-119, FEBRUARY 1994
- [4] Eric Bogatin, "Signal Integrity Simplified", Prentice Hall
- [5] Bjorn Gustavsen and Adam Semlyen, "Rational Approximation of Frequency Domain Responses by Vector Fitting," IEEE Transaction on Power Delivery, Vol.14, No.3, pp. 1052-1061, July 1999
- [6] Ravi Kollipara, et al "Practical Design Considerations for 10 to 25 Gbps Copper Backplane Serial Links," DesignCon 2006, Santa Clara, CA, U.S.A.
- [7] E. Hammerstad and O. Jensen, "Accurate models for microstrip computer aided design," IEEE MTT-S Int. Microwave Symp. Dig., 1980,. pp. 407-409.

Modeling Input/Output Buffers Using IBIS Files

Describes how IBIS model components are included in an HSPICE simulation, with usage models for IBIS buffer, component, board-level components (EBD), and Interconnect Specification (ICM). (HSPICE RF does not support IBIS.)

The Input/Output Buffer Information Specification (IBIS) specifies a standard ASCII format for presenting information describing the behavior of various I/O buffers that send electrical signals outside the silicon chip or receive such signals.

IBIS was started in the early 90's to promote tool independent I/O models for system level Signal Integrity work and has become:

- The ANSI/EIA-656 and IEC 62014-1 standard for describing the analog behavior of the buffers of digital devices using plain ASCII text-formatted data.
- An alternative to models—IBIS files are not models, they just contain the data that will be used by the behavioral models and algorithms inside the simulator.

Except for SPICE or Verilog-A formatted buffers, IBIS specifies formats for the following types of information:

- Output I-V curves for output buffers in LOW and HIGH states
- V(t) curves describing the exact form of transitions from LOW to HIGH states and from HIGH to LOW states for a given load
- Values for die capacitance

Electrical parameters of the packages

The IBIS standard was developed by the IBIS Open Forum, affiliated with the Electronic Industries Alliance (EIA). IBIS specifies only the "form" for the information; it does not specify how the information is processed or used by the simulator.

Chapter 4: Modeling Input/Output Buffers Using IBIS Files

Verifying IBIS Files with the Golden Parser

These topics are discussed in the following sections:

- Verifying IBIS Files with the Golden Parser
- Using IBIS Buffer 'Models'
- IBIS Syntax Conventions for I/O Buffers
- Buffer Types
- Specifying Common Keywords
- Differential Pins
- Buffers in Subcircuits
- Netlist Example with Output Buffer, Transmission Line, and Input Buffer
- Using the IBIS Component Command
- Using IBIS Package Modeling
- Using IBIS Board-Level Components
- Using IBIS Interconnect Modeling (ICM)

Verifying IBIS Files with the Golden Parser

The IBIS standard contains a section devoted to recommendations on how to derive information from either the simulation or silicon measurement. The IBIS Open Forum has sponsored development of a parser for IBIS files—called the golden parser. The golden parser is freely available as an executable and should be used for verification of IBIS files. The golden parser is incorporated into Synopsys circuit simulators. When processing an IBIS file, the golden parser produces warnings or error messages that appear in the HSPICE output by default.

Using IBIS Buffer 'Models'

This section describes IBIS buffer usage in HSPICE. The I/O buffer element type is called *buffer* and in HSPICE is commonly referred to as the B-element or b-element.

Using buffers is similar to using other simulation elements, such as transistors: specify a name for the buffer, specify a list of nodes that connect the buffer to the rest of the circuit, and specify parameters. Only parameters that specify a model for the buffer (file name and model name) are required.

Except for SPICE-formatted buffers, there are two significant differences from the use of other elements:

- You can specify a total of 4 to 8 external nodes depending on the buffer type
- If nodes are supposed to connect to power or ground rails, do not connect them in the netlist because the simulation connects the nodes by default.

This chapter is not intended to introduce the IBIS standard, because it is a large document; familiarity with the standard is assumed. A significant amount of information is available on the Internet.

The official IBIS Open Forum web site is located at:

http://www.eigroup.org/ibis/

This site contains articles introducing IBIS, text of the IBIS standard, examples of IBIS files, and tools such as the golden parser. The site also links to other web sites devoted to IBIS.

Three types of analysis are supported for input/output buffers:

- DC analysis
- Transient analysis
- AC analysis

IBIS Syntax Conventions for I/O Buffers

The general syntax of an element card for I/O buffers is:

```
bxxx node_1 node_2 ... node_N
+ file='filename' model='model_name'
```

+ keyword_1=value_1 ... [keyword_M=value_M]


Parameter	Description
bname	Buffer element name. The name must begin with B, which can be followed by up to 1023 alphanumeric characters.
node_1 node_2 node_N	List of I/O buffer external nodes. The number of nodes and corresponding rules are specific to different buffer types (see later sections in this chapter).

Chapter 4: Modeling Input/Output Buffers Using IBIS Files

IBIS Syntax Conventions for I/O Buffers

Parameter	Description
file='filename'	Name of the IBIS file.
model='model_name'	Name of the model.
keyword_i=value_i	Assigns the <i>value_i</i> value to the <i>keyword_i</i> keyword. Specify optional keywords in brackets ([]) (see Specifying Common Keywords on page 177 for more information).

Figure 48 Circuit Diagram for Package



The gnd node on the circuit diagram for buffers denotes the ideal SPICE ground node (the node 0 [zero] notation is also used). This node is always available in the simulation device models. Do not include this node in the node list on the buffer card. If the gnd node appears on a circuit diagram, simulation connects the node to the ideal ground. The gnd node on circuit diagrams explains the connection of individual parts inside buffers.

In some cases, buffer nodes have different rules than nodes for other elements. Some nodes might already be connected to voltage sources (simulation makes such connections) so do not connect a voltage source to such nodes. Conversely, some nodes should be connected to voltage sources and you need to connect voltage sources to these nodes.

Note:

See Specifying Common Keywords on page 177 and the sections about individual buffer types for detailed explanations on how to use these nodes.

Buffers correspond to models in IBIS files and do not include packages. In this case, you need to manually add the corresponding packages. For example, if node_out and node_pin are nodes for output of the output buffer and corresponding pin, then add the following lines to the netlist:

R_pkg node_out node_pkg R_pkg_value L_pkg node_pkg node_pin L_pkg_value C_pkg node_pin gnd C_pkgvalue

The preceding lines use the IBIS file to find the R_pkg, L_pkg, and C_pkg values (see Figure 48 on page 152 for the circuit diagram).

Terminology

The following terms are frequently used in this chapter:

Table 16 Terminology Used in This Chapter

Term	Definition
card, buffer card	Denote lines from the netlist that specifies the buffer name (should begin with the letter b), a list of external nodes, required keyword, and optional keywords.
buffer, I/O buffer, input/output buffer	One of 14 IBIS models as specified in the standard, version 3.2, and implemented in the Synopsys IBIS device models.
RWF, FWF	Rising waveform, falling waveform
I/O	Input/Output
I/V curve	Current-voltage curve
PU, PD	Pullup, pulldown
PC, GC	Power clamp, ground clamp

Buffer Types

This section describes buffers as used in the Synopsys IBIS device models. Refer to Specifying Common Keywords on page 177 for details about how to use keywords that are in the syntax examples in the following sections.

Input Buffer

The syntax of an input buffer element card is:

Chapter 4: Modeling Input/Output Buffers Using IBIS Files Buffer Types

```
B_INPUT nd_pc nd_gc nd_in nd_out_of_in
+ file='filename' model='model_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={1|input}]
+ [interpol={1|2}]
+ [nowarn]
+ [c_com_pc=c_com_pc_value]
+ [c_com_gc=c_com_gc_value]
+ [pc_scal=pc_scal_value]
+ [gc_scal=gc_scal_value]
```

In the preceding syntax, the total number of external nodes is 4.

If you specify the power=on keyword (default), the *nd_pc* and *nd_gc* nodes are connected to voltage sources with values taken from the IBIS file. Do not connect these nodes to voltage sources. Names for these nodes are provided so you can print out the voltage values if required.


For example:

```
.PRINT V(nd_pc) V(nd_gc)
```

If you specify the power=off keyword, the simulation does not connect these nodes to voltage sources. You need to connect the nodes to voltage sources directly through an RLC network, or through a transmission line.

You can connect node_in to I, E, F, G, and H -elements. The buffer measures and processes the voltage on this node and sends a response to the $nd_out_of_in$ node. The $nd_out_of_in$ node is connected to the voltage source as shown in Figure 49 on page 155. It is an error to connect this node to a voltage source. If power=off, you can connect the nd_pc and nd_gc nodes to the ground, which sets the voltage to zero on these nodes.





V_out_of_in is a digital signal that assumes values of either 0, 0.5, or 1 depending on the V_in, Vinh, Vinl, and Polarity voltages. The simulation processes V_out_of_in according to the following rules.

Table 17	IBIS Input Buffer
----------	-------------------

lf:	Then:
Polarity=Non-Inverting	Initially V_out_of_in is set to 0 if V_in < (Vinh+Vinl)/2 and to 1 in the opposite case.
V_in>Vinh	V_out_of_in is set to 1
V_in <vinl< td=""><td>V_out_of_in is set to 0</td></vinl<>	V_out_of_in is set to 0
else Vinl<=V_in<=Vinh	V_out_of_in is set to 0.5
Polarity=Inverting	Initially V_out_of_in is set to 0 if V_in > (Vinh+Vinl)/2 and to 1 in the opposite case
V_in>Vinh	V_out_of_in is set to 0
V_in <vinl< td=""><td>V_out_of_in is set to 1</td></vinl<>	V_out_of_in is set to 1
else Vinl<=V_in<=Vinh	V_out_of_in is set to 0.5

Figure 49 on page 155 shows a single circuit specified on a single element card. V_out_of_in is a voltage source whose value is a function of V_in (and of

Vinl, Vinh thresholds, and Polarity parameter). You can use it to drive other circuits.

If you specify pc_scal or gc_scal arguments, and *pc_scal_value* or *gc_scal_value* do not equal 1.0, then HSPICE uses the *pc_scal_value* or *gc_scal_value* to adjust the PC or GC I/V curve.

Output Buffer

The syntax for an output buffer element card is:

```
B OUTPUT nd pu nd pd nd out nd in [nd pc nd qc]
+ file='file name' model='model name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={2|output}]
+ [xv pu=state pu] [xv pd=state pd]
+ [interpol = \{1 | 2\}]
+ [ramp fwf=\{0|1|2\}] [ramp rwf=\{0|1|2\}]
+ [fwf tune=fwf tune value] [rwf tune=rwf tune value]
+ [nowarn]
+ [c com pu=c com pu value]
+ [c com pd=c com pd value]
+ [c com pc=c com pc value]
+ [c com gc=c com gc value]
+ [pu scal=pu scal value]
+ [pd scal=pd scal value]
+ [pc scal=pc scal value]
+ [qc scal=qc scal value]
+ [rwf scal=rwf scal value]
+ [fwf scal=fwf sl value]
+ [spu scal=spu scal value]
+ [spd scal=spd scal value]
```

The *nd_pc* and *nd_gc* nodes are optional. However, you can specify both nodes or none of them. The total number of external nodes is either 4 or 6; any other number is an error. If you do not specify the *nd_pc* and *nd_gc* nodes on the element card, but Power_Clamp or Ground_Clamp I/V curves are present in the model in question, then the simulator simply connects Power_Clamp or Ground_Clamp to the corresponding *nd_pu* (pullup) and/or *nd_pd* (pulldown).

However, you need the optional *nd_pc* and *nd_gc* nodes if:

- The POWER Clamp Reference and GND Clamp Reference IBIS keywords are present in the IBIS model and have different values than the IBIS keywords Pullup Reference and Pulldown Reference, or
- The Pullup Reference and Pulldown Reference IBIS keywords do not exist and POWER Clamp Reference and GND Clamp Reference have different values than those determined by the Voltage Range IBIS keyword.


Troubleshooting Merged Warning


If HSPICE reports a messages similar to:

"**warning** Inequal Vpc and Vpu, Vgc and Vpc is merged!"

...this warning means the values for [Pullup Reference] do not match the values in the [Voltage Range] section. Since these values are measured or generated from simulation results, it is not recommended to manually change the values. It is best to contact the IBIS model creator and ask for a corrected model.

If your circuit needs the *nd_pc* and *nd_gc* optional nodes, but they are not in the element card, the simulation issues a warning and connects *nd_pc* to *nd_pu* and *nd_gc* to *nd_pd*.





If you specify the power=on (default) keyword, then the *nd_pu* and *nd_pd* nodes, and if specified, the *nd_pc* and *nd_gc* nodes, are connected to voltage sources with values taken from the IBIS file. You should not connect these nodes to voltage sources. Specify names for these nodes so you can print out the voltage values if required. For example:

.PRINT V(nd_pu) V(nd_pd)

If you specify the power=off keyword, the simulation does not connect these nodes to voltage sources. Connect the nodes to voltage sources directly, through an RLC network, or through a transmission line.

No special rules apply for the nd_out node. The voltage on this node is controlled by the digital signal on the *nd_in* node. You can connect any voltage source, current source, voltage controlled voltage source, voltage controlled current source, current controlled voltage source, or current controlled current source to the *nd_in* node as shown in the following example:

```
V_in nd_in gnd 0V pulse(0V 1V 1n 0.1n 0.1n 7.5n 15n)]
```

If power=off, you can connect the *nd_pu*, *nd_pd*, *nd_pc*, and *nd_gc* nodes to the ground if you want zero voltage on these nodes.

V_in is a controlling signal that represents a digital signal with values 0 and 1. However, the simulation can use any signal and process, according to the following rules:

lf:	Then:
Polarity=Non-inverting	At t=0 for transient analysis (or for DC analysis), the buffer goes to HIGH state if V_in > 0.5 and to LOW in the opposite case.
	Next, if the buffer is in HIGH state, it goes to LOW state if V_in < 0.2. If the buffer is in LOW state, it goes to HIGH state if V_in > 0.8.
Polarity=Inverting	At t=0 for transient analysis (or for DC analysis), the buffer goes to HIGH state if V_in < 0.5 and to LOW in the opposite case.
	Next, if the buffer is in HIGH state, it goes to LOW state if V_in > 0.8. If the buffer is in LOW state, it goes to HIGH state if V_in < 0.2.

Table 18	IBIS Output Buffer
----------	--------------------

If the pc_scal (or gc_scal, pu_scal, pd_scal) argument exists and the pc_scal_value (or gc_scal_value, pu_scal_value, pd_scal_value) does not equal 1.0, then the simulation adjusts the PC (or GC, PU, PD) I/V curve using the pc_scal_value (or gc_scal_value, pu_scal_value, pd_scal_value).

If the rwf_scal (or fwf_scal) argument exists and rwf_scal_value (or fwf_scal_value) does not equal 1.0, then the simulation adjusts the rising and falling vt curves using the rwf_scal_value (or fwf_scal_value).

If the spu_scal (or spd_scal) argument exists and spu_scal_value (or spd_scal_value) is greater than 0 and power=off and V(nd_pu)-V(nd_pd) does not equal the corresponding value in the *ibs* file, then the simulation adjusts the I/V curves of PU (or PD) using the spu_scal_value (or spd_scal_value).

Probing Current Flowing through C_comp when Using a B-element

While you cannot probe the current through a C_comp directly, you can use this workaround:

- Move C_comp to C_fixture in VT waveforms (i.e., set C_fixture = C_fixture + C_comp and C_comp = 0).
- 2. Add a capacitor (with value = C_comp) from the output node of the Belement to Ground.
- 3. Probe the current flowing through the added capacitor.

Tristate Buffer

The syntax for a tristate buffer element card is:

```
B 3STATE nd pu nd pd nd out nd in nd en [nd pc nd qc]
+ file='file name' model='model name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={4|three state}]
+ [xv pu=state pu] [xv pd=state pd]
+ [interpol={1|2}]
+ [ramp fwf=\{2|1|0\}] [ramp rwf=\{2|1|0\}]
+ [fwf tune=fwf tune value] [rwf tune=rwf_tune_value]
+ [nowarn]
+ [c com pu=c com pu value]
+ [c com pd=c com pd value]
+ [c com pc=c com pc value]
+ [c com gc=c com gc value]
+ [pu scal=pu scal value]
+ [pd scal=pd scal value]
+ [pc scal=pc scal value]
+ [qc scal=qc scal value]
+ [rwf scal=rwf scal value]
```

+ [fwf_scal=fwf_scal_value]

Chapter 4: Modeling Input/Output Buffers Using IBIS Files Buffer Types

- + [spu_scal=spu_scal_value]
- + [spd_scal=spd_scal_value]


The *nd_pc* and *nd_gc* nodes are optional, and you can specify either both nodes or none of them. The total number of external nodes is either 5 or 7; any other number is an error. If the element card does not specify the *nd_pc* and *nd_gc* nodes, but the model contains Power_Clamp or Ground_Clamp I-V curves, then the simulator adds Power_Clamp or Ground_Clamp I-V curves data to the corresponding Pull_Up or Pull_Down I-V curves data.

However, you need the *nd_pc* and *nd_gc* optional nodes if:

- The POWER Clamp Reference and GND Clamp Reference IBIS keywords are present in the IBIS model and have different values than the IBIS keywords Pullup Reference and Pulldown Reference, or
- The Pullup Reference and Pulldown Reference IBIS keywords do not exist and POWER Clamp Reference and GND Clamp Reference have different values than those determined by the Voltage Range IBIS keyword.

If your circuit needs *nd_pc* and *nd_gc* optional nodes, but they are not in the element card, the simulation issues a warning and connects *nd_pc* to *nd_pu* and *nd_gc* to *nd_pd*.





If you specify the power=on (default) keyword, then the *nd_pu* and *nd_pd* nodes, (and, if specified, *nd_pc* and *nd_gc*), are connected to voltage sources with values taken from the IBIS file. Do not connect these nodes to voltage sources.

However, specify names for these nodes in the netlist so you can print out the voltage values if required. For example:

.PRINT V(nd_pu) V(nd_pd)

If you specify the power=off keyword, the simulation does not connect these nodes to voltage sources. Connect the nodes to voltage sources directly through an RLC network, or through a transmission line.

No special rules apply for the *nd_out* node. The voltage on this node is controlled by the digital signal on the *nd_in* and *nd_en* nodes. Voltage sources must be connected to the nodes *nd_in*, nd_en as shown in the following example:

```
V_in nd_in gnd OV pulse( OV 1V 1n 0.1n 0.1n 7.5n 15n ) V_en nd_en gnd OV pulse( OV 1V 3n 0.1n 0.1n 7.5n 15n )
```

You can connect the *nd_pu*, *nd_pd*, *nd_pc*, and *nd_gc* nodes to the ground if you want to have zero voltage on these nodes. The *nd_in* and *nd_en* nodes cannot be connected to the ground.

V_in and V_en are controlling signals representing digital signals with 0 and 1 values. The simulation can use any signal and process according to the rules in Table 19. The enable signal, V_en, supersedes the input signal V_in.

Table 19 IBIS Tristate Buffer

lf:	Then:
ENABLE = Active-High	At t=0 for transient analysis (or for DC analysis), the buffer goes to the ENABLE state if V_en > 0.5 and to DISABLE in the opposite case.
ENABLE = Active-Low	At t=0 for transient analysis (or for DC analysis), the buffer goes to ENABLE state if V_en < 0.5 and to DISABLE in the opposite case.
The buffer is in ENABLE state	Begins transition to DISABLE state if V_en < 0.2 (where Enable = Active-High) and if V_en > 0.8 (where Enable = Active-Low).
The buffer is in DISABLE state or in transition from ENABLE to DISABLE state	Begins transition to ENABLE state if V_en > 0.8 (where Enable = Active-High) and if V_en < 0.2 (where Enable = Active-Low).
The buffer is in ENABLE state	Response to the input signal, V_in, is the same as the output buffer.

lf:	Then:
Polarity=Non-Inverting	At t=0 for transient analysis (or for DC analysis), the buffer goes to HIGH state if V_in > 0.5 and to LOW in the opposite case. Next, if the buffer is in HIGH state, it will go to LOW state if V_in < 0.2. If the buffer is in LOW state, it goes to HIGH state if V_in > 0.8.
Polarity=Inverting	At t=0 for transient analysis (or for DC analysis), the buffer goes to HIGH state if V_in < 0.5 and to LOW in the opposite case. Next, if the buffer is in HIGH state, it goes to LOW state if V_in > 0.8. If the buffer is in LOW state, it goes to HIGH state if V_in < 0.2.

Table 19 IBIS Tristate Buffer (Continued)

Input/Output Buffer

The syntax of an input/output buffer element card is:


```
B IO nd pu nd pd nd out nd in nd en nd out of in [nd pc
   nd qc]
+ file='file name' model='model name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={3|input output}]
+ [xv pu=state pu] [xv pd=state pd]
+ [interpol={1|2}]
+ [ramp fwf=\{2|1|0\}] [ramp rwf=\{2|1|0\}]
+ [fwf tune=fwf tune value] [rwf tune=rwf tune value]
+ [nowarn]
+ [c com pu=c com pu value]
+ [c com pd=c com pd value]
+ [c com pc=c com pc value]
+ [c com gc=c com gc value]
+ [pu scal=pu scal value]
+ [pd scal=pd scal value]
+ [pc scal=pc scal value]
+ [gc scal=gc scal value]
+ [rwf scal=rwf scal value]
+ [fwf scal=fwf scal value]
+ [spu scal=spu scal value]
+ [spd scal=spd scal value]
```


The *nd_pc* and *nd_gc* nodes are optional. However, you can specify either both nodes or none of them. The total number of external nodes is either 6 or 8; any other number is an error. If the element card does not specify the *nd_pc* and *nd_gc* nodes, but the model contains Power_Clamp or Ground_Clamp I-V curves, then the simulator adds Power_Clamp or Ground_Clamp I-V curves data to the corresponding Pull_Up or Pull_Down I-V curves data.

However, you need the *nd_pc* and *nd_gc* optional nodes if:

- The IBIS POWER Clamp Reference and GND Clamp Reference keywords are present in the IBIS model and have different values than the Pullup Reference and Pulldown Reference IBIS keywords, or
- The IBIS Pullup Reference and Pulldown Reference keywords do not exist and POWER Clamp Reference and GND Clamp Reference have different values than those determined by the Voltage Range IBIS keyword.

If you need the *nd_pc* and *nd_gc* optional nodes, and you omitted them from the element card, the simulation issues a warning and connects *nd_pc* to *nd_pu* and *nd_gc* to *nd_pd*.





If you specify the power=on (default) keyword, then the *nd_pu* and *nd_pd* nodes, (and if specified, *nd_pc* and *nd_gc*), are connected to voltage sources with values taken from the IBIS file. Do not connect these nodes to voltage sources. However, you should specify names for these nodes in the netlist so you can print out the voltage values if required. For example:

```
.PRINT V(nd pu) V(nd pd)
```

If you specify the power=off keyword, the simulation does not connect these nodes to voltage sources. You should connect the nodes to voltage sources directly through an RLC network, or through a transmission line.

No special rules apply for the *nd_out* node. The voltage on this node is controlled by the digital signal on the *nd_in* and *nd_en* nodes. Voltage sources must be connected to the *nd_in* and *nd_en* nodes as shown in the following example:

V_in nd_in gnd 0V pulse (0V 1V 1n 0.1n 0.1n 7.5n 15n) V_en nd_en gnd 0V pulse (0V 1V 3n 0.1n 0.1n 7.5n 15n)

You can connect the *nd_pu*, *nd_pd*, *nd_pc*, and *nd_gc* nodes to the ground if you want zero voltage on these nodes.

The *nd_out_of_in* node is connected to a voltage source (see Figure 52 on page 163). Connecting this node to a voltage source or the ground causes an error to occur.

The input-output buffer is a combination of the tristate buffer and the input buffer. See Input Buffer on page 153 and Tristate Buffer on page 159 for more information.

The input-output buffer can function as an input buffer. In this case, the resultant $V_out_of_in$ digital signal on the *nd_out_of_in* node is controlled by the V_out voltage on the *nd_out* node.

For the input buffer, this controlling voltage is called v_{in} and any corresponding node is called *nd_in*.

The input-output buffer uses v_{in} and nd_{in} notations to denote the controlling voltage and controlling input node for the output part of the buffer.

If the input-output buffer is not in the DISABLE state (this includes ENABLE state and transitions to ENABLE->DISABLE and DISABLE->ENABLE), then it functions as a tristate buffer. If the input-output buffer is in the DISABLE state, it functions as an input buffer.

However, there is a difference in the digital output of the input part of the buffer (voltage V_out_of_in). V_out_of_in is not always defined (for example, if

the buffer is in ENABLE state, or Vinl < V_out < Vinh at the time moment when the transition to DISABLE state is completed). Also, you need to preserve logical LEVELs 0 and 1 for LOW and HIGH states. Therefore, $V_out_of_in$ uses the value 0.5 when it is undefined.

Figure 52 on page 163 shows a single circuit specified on a single element card. The $v_out_of_in$ is a voltage source whose value is a function of v_out (of the Vinl and Vinh thresholds and the Polarity parameter). It can be used to drive other circuits.

Open Drain, Open Sink, Open Source Buffers

Open drain and open sink buffers do not include pullup circuitry. Open source buffers do not include pulldown circuitry. However, the element cards for these three buffers coincide with the element card for the output buffer. Accordingly, you should always specify names for pullup and pulldown nodes, *nd_pu* and *nd_pd*, even if the buffer does not include pullup or pulldown circuitry.

All rules in Output Buffer on page 156 apply to open drain, open sink, and open source buffers with the following exceptions:

- Because open drain and open sink buffers do not have pullup circuitry, do not specify the xv_pu=nd_state_pu option.
- Similarly, because open source buffers have no pulldown circuitry, do not specify the xv_pd=nd_state_pd option.

I/O Open Drain, I/O Open Sink, I/O Open Source Buffers

I/O open drain and I/O open sink buffers do not include pullup circuitry. I/O open source buffers do not include pulldown circuitry. However, the element cards for these three buffers coincide with the element card for the input-output buffer. Accordingly, you should always specify names for pullup and pulldown nodes, *nd_pu* and *nd_pd*, even if the buffer does not include pullup or pulldown circuitry.

All rules in Input/Output Buffer on page 162 apply to I/O open drain, I/O open sink, and I/O open source buffers with the following exceptions:

- Because I/O open drain and I/O open sink buffers do not have pullup circuitry, do not specify the xv_pu=nd_state_pu option.
- Similarly, because I/O open source buffers do not include pulldown circuitry, do not specify the xv_pd=nd_state_pd option.

Chapter 4: Modeling Input/Output Buffers Using IBIS Files Buffer Types


Input ECL Buffer


The syntax of the input ECL buffer element card is:

```
B_INPUT_ECL nd_pc nd_gc nd_in nd_out_of_in
+ file='file_name' model='model_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={11|input_ecl}]
+ [interpol={1|2}]
+ [nowarn]
+ [c_com_pc=c_com_pc_value]
+ [c_com_gc=c_com_gc_value]
+ [pc_scal=pc_scal_value]
```

+ [gc scal=gc scal value]

The input ECL buffer is similar to the input buffer. The only difference is in default values for Vinl and Vinh.





Output ECL Buffer

The syntax of the output ECL buffer element card is:

```
B_OUTPUT_ECL nd_pu nd_out nd_in [nd_pc nd_gc]
```

+ file='file_name' model='model_name'

```
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
```

- + [buffer={12|output_ecl}]
- + [xv_pu=state_pu] [xv_pd=state_pd]
- + [interpol={1|2}]

```
+ [ramp_fwf={0|1|2}] [ramp_rwf={0|1|2}]
+ [fwf_tune=fwf_tune_value] [rwf_tune=rwf_tune_value]
+ [nowarn]
+ [c_com_pu=c_com_pu_value]
+ [c_com_pc=c_com_pc_value]
+ [c_com_gc=c_com_gc_value]
+ [pu_scal=pu_scal_value]
+ [pd_scal=pd_scal_value]
+ [pc_scal=pc_scal_value]
+ [gc_scal=gc_scal_value]
+ [rwf_scal=rwf_scal_value]
+ [fwf_scal=fwf_scal_value]
```

- + [spu scal=spu scal value]
- + [spd_scal=spd_scal_value]

The *nd_pc* and *nd_gc* nodes are optional. However, you can specify both nodes or none of them. The total number of external nodes is either 3 or 5; any other number is an error. The output ECL buffer does not have a pulldown node. The pulldown table in the IBIS file is referenced in respect to pullup voltage.

If you do not specify the *nd_pc* and *nd_gc* nodes on the element card, but the Power_Clamp or Ground_Clamp I-V curves are present in the model in question, then the simulator issues an error message (this simulator behavior is different from that for the output buffer).

In other respects, the output ECL buffer is similar to the output buffer. For more information, see Output Buffer on page 156.




Figure 54 Output ECL Buffer

Tristate ECL Buffer

The syntax for the tristate ECL buffer element card is:


```
B 3STATE ECL nd pu nd out nd in nd en [nd pc nd qc]
+ file='file name' model='model name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={14|three state ecl}]
+ [xv pu=state pu] [xv pd=state pd]
+ [interpol=\{1|2\}]
+ [ramp fwf=\{2|1|0\}] [ramp rwf=\{2|1|0\}]
+ [fwf tune=fwf tune value] [rwf tune=rwf tune value]
+ [nowarn]
+ [c com pu=c com pu value]
+ [c com pc=c com pc value]
+ [c com gc=c com gc value]
+ [pu scal=pu scal value]
+ [pd scal=pd scal value]
+ [pc scal=pc scal value]
+ [gc scal=gc scal value]
+ [rwf scal=rwf scal value]
+ [fwf scal=fwf scal value]
+ [spu scal=spu scal value]
+ [spd scal=spd scal value]
```

The *nd_pc* and *nd_gc* nodes are optional. However, either both or none can be specified. The total number of external nodes is either 4 or 6, any other number is an error. The tristate ECL buffer does not have a pulldown node. The pulldown table in the IBIS file is referenced in respect to pullup voltage.

If you do not specify the *nd_pc* and *nd_gc* nodes on the element card, but the Power_Clamp or Ground_Clamp I-V curves are present in the model in question, then the simulator issues an error message (this simulator behavior is different from that for the tristate buffer).

In other respects, the tristate ECL buffer is similar to the tristate buffer. See Tristate Buffer on page 159 for more information.





Input-Output ECL Buffer

The syntax for the input-output ECL buffer element card is:

```
B IO ECL nd pu nd out nd in nd en nd out of in [nd pc nd gc]
+ file='file name' model='model name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={13|io ecl}]
+ [xv pu=state pu] [xv pd=state pd]
+ [interpol={1|2}]
+ [ramp fwf=\{2|1|0\}] [ramp rwf=\{2|1|0\}]
+ [fwf tune=fwf tune value] [rwf tune=rwf tune value]
+ [nowarn]
+ [c com pu=c com pu value]
+ [c com pc=c com pc value]
+ [c com gc=c com gc value]
+ [pu scal=pu scal value]
+ [pd scal=pd scal value]
+ [pc scal=pc scal value]
+ [gc scal=gc scal value]
+ [rwf scal=rwf scal value]
+ [fwf scal=fwf scal value]
+ [spu scal=spu scal value]
+ [spd scal=spd scal value]
```

The *nd_pc* and *nd_gc* nodes are optional. However, you can specify either both nodes or none of them. The total number of external nodes is either 5 or 7; any other number is an error. The tristate ECL buffer does not include a pulldown

node. The pulldown table in the IBIS file is referenced in respect to pullup voltage.

If you specify the *nd_pc* and *nd_gc* nodes on the element card but Power_Clamp or Ground_Clamp I-V curves are present in the model in question, then the simulator issues an error message (this simulator behavior is different from the Input-Output buffer).

In other respects, the input-output ECL buffer is similar to the input-output buffer. See Input/Output Buffer on page 162 for more information.




Figure 56 Input-Output ECL Buffer

Terminator Buffer

The syntax for the terminator buffer element card is:


```
b_TERMINATOR nd_pc nd_gc nd_out
+ file='filename' model='model_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={17|terminator}]
```


- + [interpol={1|2}]
- + [nowarn]
- + [c_com_pc=c_com_pc_value]
- + [c_com_gc=c_com_gc_value]
- + [pc_scal=pc_scal_value]
- + [gc_scal=gc_scal_value]

In the preceding syntax, the total number of external nodes is 3. If you specify the power=on keyword (default), the *nd_pc* and *nd_gc* nodes are connected to voltage sources with values taken from the IBIS file. Do not connect these nodes to voltage sources. Names for these nodes are provided so you can print out the voltage values if required.

The schematic in Figure 57 shows a terminator buffer:

.PRINT V(nd_pc) V(nd_gc)





If you specify the power=off keyword, the simulation does not connect these nodes to voltage sources. You need to connect the nodes to voltage sources directly through an RLC network or transmission line. You can connect node_in to I, E, F, G, and H -elements.

Note:

Rac and Cac are the resistance and capacitance values for an AC terminator.

Series Buffer

The syntax for the series buffer element card is:

```
b_SERIES nd_in nd_out
+ file='filename' model='model_name'
+ [typ={typ|min|max|fast|slow}]
+ [buffer={15|series}]
+ [interpol={1|2}]
+ [nowarn]
+ [all_sm={0|1}]
```

In the preceding syntax, the total number of external nodes is 2. This buffer type is for series models that can be described by the following model keywords:

- [R Series]
- [L Series]
- [RI Series]
- [C Series]
- [Lc Series]
- [Rc Series]
- [Series Current]
- [Series MOSFET]

Figure 58 on page 174 shows a schematic for the series buffer.

Series Switch Buffer

The syntax for the series switch buffer element card is:

```
b_SER_SW nd_in nd_out
+ file='filename' model='model_name'
+ [typ={typ|min|max|fast|slow}]
+ [buffer={16|series_switch}]
+ [ss_state={on|off}]
+ [interpol={1|2}]
+ [nowarn]
+ [all sm={0|1}]
```

In this syntax, the total number of external nodes is 2. This buffer type is for series switch models which can be described by the following model keywords:

```
[On]
```

- [Off]
- [R Series]
- [L Series]
- [RI Series]
- [C Series]
- [Lc Series]
- [Rc Series]
- [Series Current]
- [Series MOSFET]

Voltage Thresholds

Voltages applied to the input and enable nodes are digital signals. They should be either 0 or 1. You can specify input voltage as:

```
V_in nd_in 0 pulse (0 3.3 0 0.5n 0.5n 4n 8n)
```

However, IC circuit simulation currently detects only two thresholds, 20% and 80% of [0,1] swing, that is, 0.2V and 0.8V. If a buffer is non-inverting and in a LOW state, it starts the transition to a HIGH state, if V_in > 0.8V. If the buffer is in HIGH state, it will start the transition to LOW state, if V_in < 0.2V. Specifying input voltage in the range [0, 3.3V] as in the above example does not make LOW -> HIGH transitions better in any way, but can add uncertainty over the 0.5ns time interval when the transition actually occurs.

The schematic in Figure 58 is similar to a series switch buffer, except that the Vgs-Ids table is not available in the OFF state.

The all_sm subparameter is optional. It is used to control the method of the Series MOSFET. When all_sm=0, only the first Vgs-Ids table (vds!=0) is used. HSPICE uses the following formula to implement this method:

ids = Ids(vgs, Vds) * vds/Vds

Otherwise, when all_sm=1, all Vgs-Ids tables are used for the Series MOSFET.




Figure 58 Series buffer schematic

Multilingual Model Support

HSPICE supports buffers of external an model described either in SPICE or in Verilog-A.

The syntax to call SPICE or Verilog-A formatted buffers is:

```
B_SPICE node1 node2 node3 ...
+ file='ibis_filename' model='model_name'
+ [nd_in=node_input]
+ [nd_en=node_enable]
+ [nd_outofin=node_out_of_in]
+ [typ={typ|min|max}] [power={on|off}]
+ [nowarn]
+ [para_begin para1=value1 para2=value2
+ ...
+ para_end]
In the preceding syntax,
```

- The list of nodes must map port names declared in [Ports] of [External Model].
- Specify a [Corner] in [External Model] from which the current simulation extracts data. If min or max [Corner] is not available, typ [Corner] is used. The default is typ=typ.
- The file of subcircuit (or module) listed in [Corner] of [External Model] must be manually included in netlist if the subcircuit (or module) is used by the external model.
- Keywords para_begin/para_end are used to assign values to parameters which are declared in [External Model] with Verilog-A language. Using para_begin/para_end for a B-element which is not a [External Model] will cause an error.




Figure 59 SPICE or Verilog-A Formatted Buffer in HSPICE

The keyword *nd_in* is only used for Output, IO, series switch, and Tri-state buffer, while *nd_en* is only used for IO or Tri-state buffer.

The two keywords specify two nodes: node_input and node_enable. They are similar to nd_in and nd_en in preceding buffers. So voltages at such nodes are controlling the signal that represents the digital signal with values 0 and 1 (see Table 18 on page 158, IBIS Output Buffer, where 1 is the signal triggering buffer to high, and 0 is the signal triggering buffer to low). This digital signal decides the voltage value between analog ports of D_drive (or D_enable) according to [D_to_A] rules in the [External Model] for DC or TRAN analysis.

The format of [D_to_A] specification is:

D_to_A D_drive port1 port2 vlow vhigh trise tfall corner_name D_to_A D_enable port1 port2 vlow vhigh trise tfall corner_name To illustrate the procedure, denote the digital signal from node_input (or node_enable) by D_sti.

Then, for DC or initial TRAN analysis:

V(port1,port2)=Vhigh, if D_sti =1;

V(port1,port2)=vlow, if D_sti =0.

For subsequent TRAN analysis:

V(port1,port2) changes from vlow to vhigh linearly within time trise, if D_sti switches from 0 to 1 and V(port1,port2) changes from vhigh to vlow linearly within time tfall, if D_sti switches from 1 to 0.

If polarity is inverting, preceding port1 and port2 should be swapped.

If nd_in or in_en is needed for related type of buffer but it is omitted from the buffer card, then HSPICE still adds the subcircuit or module from [External Model], but without V(port1,port2) added, and it reports a warning.

The keyword nd_outofin is only used for IO or Input buffer. The buffer measures and processes voltages between analog ports in [A_to_D] of [External Model] and sends a response to the nd_out_of_in node. The nd_out_of_in node is connected to the voltage source as shown in Figure 49 on page 155.

The digital signal V_out_of_in assumes values of 0,1 or 0.5— depending on the voltage difference of two ports, vlow, vhigh thresholds in [A_to_D] and Polarity.

IF	THEN
Polarity=Non-Inverting	Initially V_out_of_in is set to 0, if V(port1,port2) < (vlow+vhigh)/2 and to 1 in the opposite case
V(port1,port2)>vhigh	V_out_of_in is set to 1
V(port1,port2) <vlow< td=""><td>V_out_of_in is set to 0</td></vlow<>	V_out_of_in is set to 0
else vlow<=V(port1,port2)<=vhigh	V_out_of_in is set to 0.5
Polarity=Inverting	Initially V_out_of_in is set to 0, if V(port1,port2) > (vlow+vhigh)/2 and to 1 in the opposite case
V(port1,port2)>vhigh	V_out_of_in is set to 0

The simulation processes V_out_of_in according to the following rules:

IF	THEN
V(port1,port2) <vlow< th=""><th>V_out_of_in is set to 1</th></vlow<>	V_out_of_in is set to 1
else vlow<=V(port1,port2)<=vhigh	V_out_of_in is set to 0.5

If an IO buffer is driving, then V_out_of_in is set to 0.5.

The keywords typ, power, and nowarn are similar as in ordinary buffer.

Specifying Common Keywords

This section describes how to specify the most commonly used keywords in HSPICE.

Optional Keywords

The following keywords are optional:

- buffer
- typ
- hsp_ver
- power
- interpol
- xv_pu
- xv pd
- ramp_rwf
- ramp_fwf
- rwf_tune
- fwf_tune
- rwf pd dly
- fwf_pd_dly
- ss_state

Chapter 4: Modeling Input/Output Buffers Using IBIS Files

Specifying Common Keywords

- pd_scal | pu_scal | pc_scal | gc_scal | rwf_scal |
 fwf_scal
- no_warn
- c_com_pu|c_com_pd|c_com_pc|c_com_gc
- detect_oti_mid
- time step

If optional keywords are not used, the default values are selected. Optional keywords are enclosed in square brackets [] in the buffer cards. They can be set with a parameter and use the *keyword=parameter_name* format. The keyword={val_1|val_2|...|val_n} notation denotes that the keyword obtains a value from the set val_1, val_2, ..., val_n. The order of the keywords is not important.

You cannot sweep the typ and hsp_ver keywords during analysis.

file

Syntax

file = 'file name'

Required. Identifies the IBIS file. The file_name must be lower case and must specify either the absolute path for the file or the relative path with respect to the directory from which you run the simulator. File path names are restricted to 128 characters.

Example

```
file = '.ibis/at16245.ibs'
file = '/home/oneuser/ibis/models/abc.ibs'
```

model

Syntax

model = 'model name'

Required. Identifies the model for a buffer from the IBIS file, specified with the file='...' keyword. The model_name keyword is case-sensitive and must match one of the models from the IBIS file.

Example

model = 'ABC_1234_out'
model = 'abc_1234_IN'

buffer

Syntax

buffer = {Buffer_Number | Buffer_Type}

In this syntax, buffer_number is an integer within the range $1 \le N \le 17$. Each buffer has an assigned number.

Number of nodes **Buffer Type** Buffer No. (nominal or min/max) Notes INPUT 1 4 2 4/6 OUTPUT 3 6/8 INPUT_OUTPUT THREE_STATE 4 5/7 5 4/6 OPEN_DRAIN 6 IO_OPEN_DRAIN 6/8 7 OPEN SINK 4/6 IO_OPEN_SINK 8 6/8 9 OPEN SOURCE 4/6 IO_OPEN_SOURCE 10 6/8 4 INPUT_ECL 11 OUTPUT_ECL 12 3/5 IO ECL 13 5/7 THREE_STATE_ECL 4/6 14 was 17

Table 20 IBIS Buffer Types and Numbers

Buffer Type	Buffer No.	Number of nodes (nominal or min/max)	Notes
SERIES	15	2	
SERIES_SWITCH	16	2	
TERMINATOR	17	3	was 14

Table 20 IBIS Buffer Types and Numbers (Continued)

The value of buffer_number and buffer_type must match the buffer type specified by the model='...' keyword. The buffer= {Buffer_Number | Buffer_Type} keyword provides an extra check for the input netlist. If you omit the keyword, this extra check is not performed.

typ

Syntax

typ = {typ|min|max|fast|slow}

If the value of the typ buffer parameter is either typ, min, or max, then this value signifies a column in the IBIS file from which the current simulation extracts data. The default is typ=typ. If min or max data are not available, typ data are used instead.

If the value of the typ buffer parameter is fast or slow, then the simulation uses certain combinations of min and max data. Table 22 on page 181 specifies the exact type of data used for fast and slow values.

The typ keyword can also be set to a number for a different typ data of an IBIS model. To use a parameter for the typ keyword, you can only set the parameter to 0, -1, 1, 2, or -2. Table 21 shows the keywords that can be used:

Parameter	Number
typ	0
min	-1
max	1

 Table 21
 Possible Keywords for the typ Buffer Parameter

Parameter	Number
fast	2
slow	-2

Table 21Possible Keywords for the typ Buffer Parameter

Table 22 lists all parameters and data types for all buffers. Specific buffers use relevant data only. No buffer uses all data in the table (for example, only the terminator specifies and uses the Rgnd, Rpower, Rac, Cac parameters).

Table 22Fast and Slow Data for IBIS Buffers

Parameter/Data	Fast	Slow
C_comp	min	max
Temp_Range	max	min
Voltage_Range	max	min
Pullup_Ref	max	min
Pulldown_Ref	min	max
POWER_Clamp_Ref	max	min
GND_Clamp_Ref	min	max
Rgnd	max	min
Rpower	max	min
Rac	max	min
Cac	min	max
Pulldown	max	min
Pullup	max	min
GND_Clamp	max	min
POWER_Clamp	max	min

Parameter/Data	Fast	Slow
Ramp	max	min
Rising_waveform	max	min
Falling_waveform	max	min
V_fixture	max	min

Table 22 Fast and Slow Data for IBIS Buffers (Continued)

hsp_ver

Syntax

hsp_ver = hspice_version

The default is the current version of the HSPICE simulator. If you prefer the previous version of the IBIS buffer, use the following statement:

hsp_ver = <version number>

power

Syntax

power = $\{on | off\}$

The default is power=on. To connect buffers to power sources that are specified in the IBIS file, use the Voltage Range, Pullup Reference, Pulldown Reference, POWER Clamp Reference, and GND Clamp Reference keywords.

By default, the simulation connects the required voltage sources for such external nodes as Pullup, Pulldown, Power_Clamp, and Ground_Clamp if applicable. Do not connect these nodes to voltage sources. However, you should specify names for these nodes so you can print out the voltage values if required.

If power=off, use internal voltage sources are not included in the buffer, and you must add external voltage sources. Use this option if the voltage source is not connected directly to buffer nodes but through a circuit to account for parasitic RLC to simulate power/ground bounce, and so on.

interpol

Syntax

interpol = $\{1 | 2\}$

Default is interpol=1 (recommended). The I/V curves and V(t) curves need to be interpolated. The interpol=1 keyword uses linear interpolation and interpol=2 uses quadratic bi-spline interpolation.

xv_pu | xv_pd

Syntax

```
xv_pu = nd_state_pu
xv_pd = nd_state_pd
```

The buffers with output function (output, input-output, tristate, and so on) are controlled by one (input) or two (input and enable) controlling signals. To describe the state of a buffer at any moment, use two state variables, St_pu and St_pd, which vary from 0 to 1. For example:

- If the output buffer is in LOW state, then St_pu=0, St_pd=1.
- If the output buffer transitions from a LOW state to HIGH state, then St_pu continuously changes from 0 to 1, while St_pd goes from 1 to 0.

The actual time dependence for such a transition is derived from either ramp data or waveforms.

You might want to know exactly how the transition takes place. The xv_pu=nd_state_pu, xv_pd=nd_state_pd keywords provide such information. Here nd_state_pu and nd_state_pd are names of additional nodes (which must be unique, and are treated as any other node from the netlist, except for a 16-character limitation). If you include the keywords, then the simulation adds voltage sources (with 1MOhm parallel resistor).

The values of the voltages are St_pu and St_pd. You can print or display them as follows:

```
.PRINT V(nd_state_pu) V(nd_state_pd)]
```




Figure 60 Equivalent Circuit for xv_pu=nd_state_pu Keyword

ramp_fwf | ramp_rwf

Syntax

```
ramp_fwf = \{2 | 1 | 0\}
ramp_rwf = \{2 | 1 | 0\}
```

Default is ramp_fwf=2 [Falling_Waveform] and ramp_rwf=2 [Rising_Waveform]. If ramp or waveform data are available, you can use these options choose which data to use.

The ramp_fwf parameter controls falling waveform/ramp. The ramp_rwf parameter controls rising waveforms/ramp.

- Value 0 denotes use ramp data.
- Value 1 denotes use one waveform:
 - For ramp_fwf=1, if more than one falling waveform is available, the simulation uses the first falling waveform for the model.
 - For ramp_rwf=1, if more than one rising waveform is available, the simulation uses the first rising waveform for the model.
- Value 2 (default) denotes use two waveforms:
 - For ramp_fwf=2, if more than two falling waveforms are available, HSPICE uses the first two falling waveforms found for the model.
 - For ramp_rwf=2, if more than two rising waveforms are available, HSPICE uses the first two rising waveforms found for the model.

If IC circuit simulation cannot perform a specified type of processing (for example, if you specify ramp_fwf=2, but only one falling waveform is found), it decrements values of ramp_fwf or ramp_rwf by one and attempts to process

the new values of ramp_fwf and/or ramp_rwf. In this case, a warning is printed (unless the nowarn option is set).

Note:

The ramp_fwf and ramp_rwf parameters are independent, and can have different values.

Invalid Ramp Warning

By default, HSPICE sets the parameters ramp_rwf and ramp_fwf to 2. HSPICE then looks for two [Rising Waveform] and two [Falling Wave Form] tables in the IBIS file. The invalid ramp warning is issued when you do not have the same number of tables in the IBIS file.

You can avoid this warning by setting the proper values for ramp_rwf and ramp_fwf. If you do not have any waveform tables then, set both parameters to 0 and the [Ramp] data from the IBIS file is used.

fwf_tune | rwf_tune

Syntax


fwf_tune = fwf_tune_value
rwf_tune = rwf_tune_value


The fwf_tune_value and rwf_tune_value keywords are numbers between 0 and 1. For ramp data, the default is fwf_tune=0.1 and rwf_tune=0.1; For single VT waveform, the default is fwf_tune=0.25 and rwf_tune=0.25. The fwf_tune, rwf_tune parameters specify transition time for circuitry (either pullup or pulldown) that goes from the ON to OFF state. This is specified as a fraction of time (delta_T) for a transition for the opposite circuitry (either pulldown or pullup) from OFF to ON state. Here, delta_T means the real transition time. For ramp data, delta_T is dV/0.6; for single VT waveform, delta_T is obtained by subtracting the non switching time of the waveform from the total time of it.

The following two parameters control the algorithm for processing ramp and waveforms:

- Use fwf tune only when ramp fwf is 0 or 1.
- Use rwf_tune only when ramp_rwf is 0 or 1.

Figure 61 shows the effect of these parameters when switching the output buffer from LOW to HIGH.





Initially, St_pd=1, St_pu=0. Both ramp data and a single rising waveform provide information about the switching process. A time interval, delta_T occurs during the transition from LOW -> HIGH. The difference between the two data types (ramp and a single rising waveform) is that the shape of the waveform for ramp is fixed as a linearly growing function from LOW to HIGH. By contrast, an actual waveform accounts for an arbitrary time dependence.

However, this is not enough information to determine $St_pu(t)$ and $St_pd(t)$ [recall that $St_pu(0)=0$, $St_pd(0)=1$, $St_pu(delta_T)=1$, $St_pd(delta_T)=0$]. Mathematically, this represents one linear equation with two unknowns that have an infinite number of solutions. To resolve this problem, you must impose additional conditions on St_pu and St_pd .

Synopsys IBIS device models use the following approach.

The circuitry that goes from ON to OFF (for rising waveforms, pulldown circuitry) usually undergoes this transition much faster than the circuitry that goes from OFF to ON (for rising waveforms, pullup circuitry), we specify a fraction of time in units of delta_T, during which the circuitry that goes from ON to OFF undergoes the transition.

Therefore, if $rwf_tune=0.1$, then during 0.1*delta_T, the pulldown circuitry switches from ON to OFF. The transition is a linear function of time. After imposing this additional condition, you can uniquely find the rate of transition for the circuitry that goes from the OFF state to ON state.

This approach is also valid for the fwf_tune parameter. If resultant St_pu, St_pd are not reasonable, (e.g., they are far from the span between 0 and 1, then the preceding approach will be discarded and the additional condition St_pu+St_pd=1 will be used instead. In this situation, rwf_tune and fwf_tune are useless and ignored.

The fwf_tune and rwf_tune parameters are optimization parameters. The significance of these parameters strongly depends on I/V curves for pullup and pulldown circuitries. A change in fwf_tune and rwf_tune can be

insignificant or very significant, depending on the I/V curves. Adjust these parameters slightly to evaluate the accuracy of the model.

If you use two waveforms, the corresponding system of equations is completely defined mathematically and the fwf_tune and rwf_tune parameters are not used (ignored if specified). However, if the data in two waveforms are inaccurate or inconsistent with other data, circuit simulation can use a single waveform or ramp data instead of two waveforms (issues a warning). If this occurs, fwf_tune and/or rwf_tune are used even if ramp_fwf=2 and ramp_rwf=2.

If the two-waveform data is inconsistent or inaccurate, the results can be less accurate than ramp or one-waveform results. You can compare that twowaveform results against ramp and one-waveform results.

You can use the xv_pu=nd_state_pu and xv_pd=nd_state_pd keywords to print or view the St_pu(t) and St_pd(t) state evolution functions.

rwf_pd_dly | fwf_pu_dly

Syntax

rwf_pd_dly = rwf_pd_dly_value fwf_pu_dly = fwf_pu_dly_value


The rwf_pd_dly and fwf_pu_dly parameters can improve the accuracy of one v(t) waveform-based IBIS buffer. They provide internal delay between external stimulus triggering and pulldown circuit turn off for rising edge, or pullup circuit turn off for falling edge.

The rwf_pd_dly_value and fwf_pu_dly_value keywords are numbers between 0 and 1. The default is the ratio of beginning non switching time in the related VT waveform to the total transition time of the VT waveform (i.e., last time point of it).

- Use rwf_pd_dly only when ramp_rwf=1
- Use fwf_pu_dly only when ramp_fwf=1

A rwf_pd_dly parameter is used with a rwf_tune parameter to provide a more real pulldown circuit turn off transition for a rising edge, like that shown in Figure 61 on page 186 for St_pd(t). Similarly, a fwf_pu_dly parameter is used with a fwf_tune parameter to provide a more real pullup circuit turn off transition for a falling edge. In Figure 62, the internal delay will be $rwf_pd_dly^*T$, where T is the transition time of the single rising or falling waveform.

Figure 62 Pulldown Circuit Turn Off Transition and Internal Delay Calculation





Syntax

```
pd_scal=pd_scal_value
pu_scal=pu_scal_value
pc_scal=pc_scal_value
gc_scal=gc_scal_value
rwf_scal=rwf_scal_value
fwf_scal=fwf_scal_value
```

All IBIS and I-V curves can be scaled in HSPICE. The rwf_scal and fwf_scal parameters will scale the rising and falling V-T curves. The pd_scal, pu_scal, pc_scal, and gc_scal parameters scale the pullup, pulldown, ground and power clamp I-V curves of the buffer. The default for all parameters is 1. If you set the rwf_scal and fwf_scal parameters, you will affect the rise (for rwf_scal) and fall (for fwf_scal) times and the delay of buffer. Scaling the I-V curves of the buffer will effectively scale the drive strength of the buffer.

ss_state

Syntax

 $ss_state = {on|off}$

The ss_state keyword turns the state electrical models in the .ibis file on or off. The default is $ss_state=on$, but only for the series switch buffer.

When ss_state=on, the state electrical models are turned on in the .ibis file, which is where the series switch buffer model data is extracted. When ss_state=off, the state electrical models are turned off in the .ibis file, which is where the series switch buffer model data is extracted.

rm_dly_rwf|rm_dly_fwf|rm_tail_rwf|rm_tail_fwf

Syntax


```
rm_dly_rwf={default | rdly_time_value}
rm_dly_fwf={default | fdly_time_value}
rm_tail_rwf={default | rtail_time_value}
rm_tail_fwf={default | ftail_time_value}
```


These four keywords are used to remove non-switching time from VT waveforms in IBIS model.

- rm_dly_rwf and rm_dly_fwf remove initial delays from [Rising Waveform] and [Falling Waveform] respectively.
- rm_tail_rwf and rm_tail_fwf remove flat tails from [Rising Waveform] and [Falling Waveform] respectively.

For every keyword, if the value is set as a positive number, then that amount of time will be removed from all corresponding VT waveforms. For example, if rm_dly_rwf=1ns, then 1ns initial delay is removed from each [Rising Waveform] in the related IBIS model.

For every keyword, if the value is set as 'default', then for each VT waveform, HSPICE computes the amount of no-switching time based on the criteria that the voltage change should be less than 0.2% of full voltage swing, then selects the minimum one as the final value used. For example, if rm_dly_rwf=default, then HSPICE computes the initial delay of each [Rising Waveform] (Figure 63), it then selects the minimum value of such delays as the value of the keyword.





HSPICE issues a warning if the value of any keyword is more than the default, (more than the value obtained by the 0.2% of full voltage swing criteria.

Note:

For a IBIS models with a sub model like the driver schedule, the value of every keyword set in the B-element card will be applied on all sub models.

nowarn

Syntax

nowarn

The nowarn keyword suppresses warning messages from the IBIS parser. There is no equal sign "=" and value after the nowarn keyword. Do not use nowarn as the first keyword after the nodes list. Use at least one keyword followed by "=" and a value between the list of nodes and the nowarn keyword.

c_com_pu | c_com_pd | c_com_pc | c_com_gc

Syntax

c_com_pu = c_com_pu_value c_com_pd = c_com_pd_value c_com_pc = c_com_pc_value c_com_gc = c_com_gc_value

By default (default 1) the C_comp die capacitance connects between node_out (nd_in for input buffer) and ideal ground. To simulate power bounce and ground bounce, split C_comp into several parts. Then connect between node_out

(*nd_in* for input buffer) and some (or all) of the node_pu, node_pd, node_pc, and node_gc nodes.

If you specify at least one of the optional parameters (c_com_pu, c_com_pd , c_com_pc , and c_com_gc), then the default (1) does not apply, and unspecified parameters have a value of zero (default 2). The c_com_pu , c_com_pd , c_com_pc , and c_com_gc values are dimensionless, and denote fractions of C_comp connected between node_out (nd_in for input buffer) and respective nodes (either node_pu, node_pd, node_pc, or node_gc). For example, C_comp*c_com_pu is capacitance connected between node_out and node_pu.

Do not specify negative values for c_com_pu, c_com_pd, c_com_pc, and c_com_gc.

It is expected that $c_com_pu + c_com_pd + c_com_pc + c_com_gc = 1$. However, HSPICE-based simulators do not enforce this requirement, and warn you only if the requirement is not satisfied.

In this case, deriving the states assumes that the IBIS files specifies C_comp for the die. The simulation uses different value of C_comp, namely:

C_comp*(c_com_pu+c_com_pd+c_com_pc+c_com_gc)

Effectively, it means that some additional capacitance connects in parallel to C_comp (possibly negative).

For the output, input-output, and 3-state buffer types, if you do not specify the node_pc and node_gc nodes in the netlist, c_com_pc is added to c_com_pu and c_com_gc is added to c_com_pd. After that, c_com_pc and c_com_gc are not used anymore.

For the open drain, open sink, input-output open drain, and input-output open sink buffer types, if you do not specify the node_pc and node_gc nodes in the netlist, c_com_pc if given is ignored, and c_com_gc is added to c_com_pd. After that, c_com_gc is not used anymore.

For the open source, and input-output open source buffer types, if you do not specify the node_pc and node_gc nodes in the netlist, c_com_gc if given is ignored, and c_com_pc is added to c_com_pu. After that, c_com_pc is not used anymore.

For the output ECL, input-output ECL, and 3-state ECLbuffer types, if you do not specify the node_pc and node_gc nodes in the netlist, c_com_pc and c_com_gc are ignored (assign zero values).

For the output ECL, input-output ECL, and 3-state ECLbuffer types, if c_com_pd is not zero, it is added to c_com_pu (c_com_pd is not used after that).

Note that HSPICE supports C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, and C_comp_gnd_clamp in the IBIS model only when C_comp is *not* specified in the same model. In this situation, keywords c_com_* (following B element) will be ignored and a warning is issued.

detect_oti_mid

Syntax

detect_oti_mid={1|0}

The default is detect_oti_mid=1. If detect_oti_mid=1, V_out_of_in is calculated according to the rules in the description of Input_Buffer. Otherwise, if detect_oti_mid=0, then the only difference with respect to detect_oti_mid=1 is that when a buffer is behaving as a receiver, V_out_of_in will not take the value 0.5 if V_in is between Vinl and Vinh. Instead, it will keep the same value as at last time point.


This keyword is only valid for Input_Buffer or IO_Buffer.


.OPTION D_IBIS

The D_IBIS option specifies the directory containing the IBIS files. For the syntax and examples refer to .OPTION D_IBIS in the HSPICE Reference Manual: Commands and Control Options.

Differential Pins

Differential pins refer to the relationship between buffers. This facilitates creating pseudo-differential buffer by two B-elements. Specify these pins in the "Component Description" section of the IBIS standard. Figure 64 on page 193 and Figure 65 on page 193, and the examples that follow these figures, show how you can simulate differential pins using the Synopsys implementation of IBIS.







You must use two separate buffers, each specified in a separate card in the netlist. They are related only through their input, which is differential. To implement the inverter in this situation, you must specify two independent voltage sources that have opposite polarity.

You must specify the out_of_in_1, and out_of_in_2 nodes, even if they are not used. Differential input buffers probe the voltage between nd_in_1 and nd_in_2. A voltage-dependent voltage source processes the voltage.

 v_diff is a differential voltage parameter from the IBIS file (default is 200 mV). Add a definition of the v_diff parameter, the E_diff_out_of_in voltage controlled voltage source, and an R_diff_out_of_in resistor.





For example,

.PARAM V_diff = 0.2 E_diff_out_of_in diff_out_of_in 0 PWL(1) nd_in_1 nd_in_2 + '- V_diff' 0 '+ V_diff' 1 R_diff_out_of_in diff_out_of_in 0 1x

Use the voltage across R_diff_out_of_in as the output of the differential input buffer as shown below:

```
If V(nd_in_1) - V(nd_in_2) < V_diff, V(diff_out_of_in) = 0
if V(nd_in_1) - V(nd_in_2) > V_diff, V(diff_out_of_in) = 1
```

In IBIS4.1, a true differential buffer with SPICE-formatted external model is introduced. You can use it with the rules in sections Multilingual Model Support and SPICE or Verilog-A Formatted B-element Naming Rules.

Buffers in Subcircuits

The following examples demonstrate usage of buffers in subcircuit definition. Also, modification in the circuit description, by changing the power keyword value, is explained.

```
* example 1 * buffers in subcircuit, power=on
v in1 nd in1 0 pulse
+ ( OV 1.0V CLK Q PRD DLT TIME DLT TIME CLK H PRD CLK PRD )
v en1 nd en1 0 1V
v in2 nd in2 0 pulse
+ ( 1.1V OV CLK Q PRD DLT TIME DLT TIME CLK H PRD CLK PRD )
v en2 nd en2 0 1V
x1 nd out1 nd in1 nd en1 nd outofin1 buffer11
x2 nd out2 nd in2 nd en2 nd outofin2 buffer11
R load nd out1 nd out2 50
.subckt buffer11 nd out0 nd in0 nd en0 nd outofin0
b io 0 nd pu0 nd pd0 nd out nd in0 nd en0 nd outofin0 nd pc0
+ nd_gc0
+ file = '921v090b.ibs'
+ model = 'DS92LV090A DOUT'
+ typ=typ power=on
+ buffer=3
+ interpol=1
xpin nd_out nd_out0 pin22
.ends
.subckt pin22 nd out nd out0
R pin nd out c nd out0 50m
C_pin nd_out_c 0 0.3p
L_pin_nd_out_nd_out_c 2n
.ends
```

In this example, buffers are connected to power sources implicitly, inside the subcircuit. Subcircuit external terminals does not need to include *nd_pu*, *nd_pd*, *nd_pc*, and *nd_gc*.

Chapter 4: Modeling Input/Output Buffers Using IBIS Files

Netlist Example with Output Buffer, Transmission Line, and Input Buffer

```
* example 2* buffers in subcircuit, power=off
v in1 nd in1 0 pulse
+ ( OV 1.0V CLK_Q_PRD DLT TIME DLT TIME CLK H PRD CLK PRD )
v en1 nd en1 0 1V
v in2 nd in2 0 pulse
+ ( 1.1V OV CLK Q PRD DLT TIME DLT TIME CLK H PRD CLK PRD )
v en2 nd en2 0 1V
x1 nd power 0 nd out1 nd in1 nd en1 nd outofin1 nd power 0
+ buffer11
x2 nd power 0 nd out2 nd in2 nd en2 nd outofin2 nd power 0
+ buffer11
R load nd out1 nd out2 50
.subckt buffer11 nd pu0 nd pd0 nd out0 nd in0 nd en0
+ nd outofin0 nd pc0 nd gc0
r 0 nd pu0 nd pd0 1.23456789x
b io 0 nd pu0 nd pd0 nd out nd in0 nd en0 nd outofin0 nd pc0
+ nd qc0
+ file = '921v090b.ibs'
+ model = 'DS92LV090A DOUT'
+ typ=typ power=off
+ buffer=3
+ interpol=1
xpin nd out nd out0 pin22
.ends
.subckt pin22 nd_out nd_out0
R_pin nd_out_c nd_out0 50m
C pin nd out c 0 0.3p
L pin nd out nd out c 2n
.ends
V power nd power 0 3.3V
```

In the example above, only one voltage source (V_power) is used to power all buffers. Specify the power nodes, *nd_pu*, *nd_pd*, *nd_pc*, and *nd_gc*.

Netlist Example with Output Buffer, Transmission Line, and Input Buffer

An example of a netlist that contains an output buffer, transmission line, and input buffer is shown below. A digital signal is supplied to the nd_in node. The output buffer transmits to a network, goes through a transmission line, is

received by an input buffer. It is transformed into digital form and available on the out_of_in node.

```
* IBIS Buffer Test
.option post
.tran 0.05n 70n
* input source
v1 in 0 pulse ( 0V 1V 1n 1n 1n 9n 20n )
r1 in in1 50
* tristate enable
v5 enable 0 1V
* transmission line
wline1 n1 0 n2 0 RLGCmodel=pcb N=1 L=0.3
* IBIS buffers
b1 nd pc nd gc n2 out of in
+ file = 'at16245.ibs'
+ model = 'AT16245 IN'
b4 nd pu nd pd n1 in1 enable
+ file = 'at16245.ibs'
+ model = 'AT16245 OUT'
+ ramp_fwf=0 ramp_rwf=0
* load
rload n2 0 50
* RLCG parameters for W-element
.model pcb w modeltype=rlgc n=1
+L0=3.94266e-7
+C0=1.12727e-10
+R0=5.7739
+G0 = 0
+Rs=0.00141445
+Gd=0
.end
```

Using the IBIS Component Command

The .IBIS command creates all buffers, package and interconnection for an entire component in an IBIS file.

For the syntax of the .IBIS command, see .IBIS in the HSPICE Reference Manual: Commands and Control Options.

How .IBIS Creates Buffers

The .IBIS command adds a buffer to the netlist for every pin, according to the signal name and model name defined in the [Pin] keyword in the *ibs* file.


Note:

The .IBIS command does not create a buffer if the pin name is a reserved model name, such as POWER, GND, or NC.

buffer name = 'cname' 'pin name'

- cname is defined in the .ibis card in the .sp netlist.
- pin_name is defined in the [Pin] keyword in the ibs file

Figure 66 Package and Component Combined



HSPICE connects the new buffers that the .IBIS command creates to the following nodes:

- name of buffer 1: 'cname'_'pin_name'
- name of node 1: 'cname'_'pin_name'_i
- name of node 2: 'cname'_'pin_name'_o
- name of node 3: 'cname'_'pin_name'
 Note that:

- 'cname'_'pin_name'_en is the enable node if the buffer has enable node.
- 'cname'_'pin_name'_i is the outofin node if the buffer is an input buffer; for an input/output buffer, the outofin node is 'cname'_'pin_name'_outofin.

Required Keywords

file='file_name'

This keyword identifies the IBIS file. The *file_name* parameter must be lower case and must specify either the absolute path for the file or the path relative to the directory from which you run the simulation.

Example

file = '.ibis/at16245.ibs'
file = '/home/oneuser/ibis/models/abc.ibs'

component='component_name'

This keyword identifies the component for an . IBIS command from the IBIS file, specified using the file='...' keyword. The *component_name* keyword is case-sensitive, and it must match one of the components from the IBIS file.

Example

component = 'procfast'
component = 'Virtex_SSTL_3-I_BG432'

Optional Keywords

package

This keyword specifies the type of package to add.

package = [0|1|2|3]

When package equals

- 0, then the RLC package is not added into the component.
- 1, then [Package] (in the *ibs* file) is added.

- 2, then [Pin] (in the *ibs* file) is added.
- 3 (default), and if [Package Model] is defined, set package with a package model. If the [Package Model] is not defined, set the package with [Pin]. If the package information is not set in [Pin], set the package with [Package] as a default. You can define the [Package Model] in IBIS or PKG files.

Example

```
.ibis p_test
+ file = 'comp.ibs'
+ component = 'cpu_133mhz_ff'
+ hsp_ver = 2002.4 nowarn
+ package = 3
+ pkgfile = 'test.pkg'
```

This card combines the .pkg and .ibis files. If you use [Package Model] in the cpu_133mhz_ff component, HSPICE searches for the pkg model in the comp.ibs and test.pkg files.

pkgfile='pkg_file_name'

You can define the package model file using the pkgfile keyword.

pkgfile = 'pkg_file_name'

If you cannot find a package model defined within a component in both the PKG and IBIS files, HSPICE issues an error message.

[Model Selector] Support

You can select a model using the mod_sel keyword.

```
mod_sel = 'selName_1=modName_1, selName_2=modName
_2,...,selName_n=modName_n'
```

If selName and modName cannot be found in a related IBIS file or they cannot be matched, then an error will occur. In addition, the input string should be less than 1024 characters. If a model selector is used for a pin of a component, but mod_sel is not set, then the first model under the corresponding [Model Selector] will be selected as default.

Other Optional Keywords

The following keywords are the same as for the B-element (I/O buffer). For more information, see Specifying Common Keywords on page 177

- typ
- interpo
- ramp rwf
- ramp_fwf
- rwf_tune
- fwf_tune
- pd_scal
- pu_scal
- pc_scal
- gc_scal
- rwf scal
- fwf scal
- nowarn
- hsp_ver
- c_com_pd
- c com pu
- c com pc
- c com gc
- detect oti mid

Component Calls for SPICE or Verilog-A Formatted Pins

The syntax to call a [Component] having SPICE or Verilog-A formatted [Pin] is:

```
.IBIS ibis_command_name
```

- + file='ibis filename' component='component name'
- + [package=3]0|1|2] [pkgfile='pkg file name']
- + [nowarn]
- + [mod_sel = 'selName_1=modName_1,
- + selName_2=modName_2,...,selName_n=modName_n']

In the preceding syntax,

- The component_name specification must involve one or more SPICE formatted [Pin].
- Usage of the other parameters follow .ibis conventions.

Other parameters not shown above have no affect on a SPICE formatted buffer.

If the buffer is a series buffer or a SPICE or Verilog-A formatted true differential buffer in which two pins are involved, then:

buffer_name='cname'_'pin1_name1'_'pin2_name'

For related node names, refer to SPICE or Verilog-A Formatted B-element Naming Rules.

Component Calls for SPICE or Verilog-A Formatted [External Circuit]

[External Circuit] in a component can be divided into two types. One is used to describe the buffer and is similar to [External Model]; the other is used to describe interconnection inside a component. For the former, [Pin Mapping] can not be used in order to avoid ambiguous connections. For the latter, a die node declared in Port_map of [Circuit Call] can be probed in a netlist by the naming rule:

'cname'_'die_node_name'

Here, cname is defined in the .ibis card in the .*sp* netlist. In addition, die pad must not occur in Port_map since related connection syntax is still not available in the latest IBIS spec. If a buffer is described by [External Circuit], then it will be set as power off, so voltage sources will not be created automatically to connect to external terminals of Pullup, Pulldown, Powerclamp and Groundclamp.

Buffer Power

The buffer component creates buffers that are always connected to the power sources that are specified in the IBIS file. You can specify power sources two different ways, as described in the following sections:

- Buffer Power ON
- Buffer Power OFF

Buffer Power ON

If [Pin Mapping] is not defined in the *ibs* file or hsp_ver <= 2002.2, HSPICE automatically sets the power of buffers to ON. Use the [Voltage Range], [Pullup Reference], [Pulldown Reference], [POWER Clamp Reference], and [GND Clamp Reference] keywords in the *ibs* file to set the voltage source inside the buffer.

The buffer nodes expect input and output node names in this format:

```
'buffer_name'_<node_name>
buffer name = 'cname' 'pin name'
```

- cname is defined in the .ibis card in the .sp netlist.
- pin name is defined in the [Pin] keyword in the ibs file
- <node_name> is different for different types of buffers as shown in the following list:

INPUT	pc , gc
OUTPUT	pu , pd , pc , gc
INPUT_OUTPUT	pu , pd , en , outofin , pc , gc
THREE_STATE	pu , pd , en , pc , gc
OPEN_DRAIN	pu , pd , pc , gc
IO_OPEN_DRAIN	pu, pd, en, outofin, pc, gc
OPEN_SINK	pu , pd , pc , gc
IO_OPEN_SINK	pu , pd , en , outofin , pc , gc
OPEN_SOURCE	pu , pd , pc , gc
IO_OPEN_SOURCE	pu , pd , en , outofin , pc , gc
INPUT_ECL	pc , gc
OUTPUT_ECL	pu , pc , gc
IO_ECL	pu , en , outofin , pc , gc
THREE_STATE_ECL	pu , en , pc , gc

Note:

For more information about nodes for different buffers, see Buffer Types on page 153

Table 23 shows the names of the input and output nodes for the buffers:

Table 23 Input and Output Node Names for Buffers

Buffer Type	Node Names
INPUT and INPUT_ECL buffers	'cname'_'pin_name' (for in node) 'cname'_'pin_name'_i (for outofin node)
Other types of buffers	<pre>'cname'_'pin_name'_i (for in node) 'cname'_'pin_name' (for out node)</pre>

If the buffer has an enable terminal, you must create a node named buffer_name_en to enable the buffer.

You can test the following sample cases using the same method explained.

In this example, you can test the buffers with the B -element.

```
******
.tran 50p 30n
.option post probe
.subckt twobus b out1 out2
boutput1 nd pu1 nd pd1 out1 nd in1 nd pc1 nd gc1
+ file = 'pinmap.ibs'
+ model = 'out50v'
+ buffer=2 power on
+ nowarn
boutput2 nd pu2 nd pd2 out2 nd in2 nd pc2 nd gc2
+ file = 'pinmap.ibs'
+ model = 'out50v'
+ buffer=2 power=on
+ nowarn
Vin1 b nd in1 0 0V pulse ( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
Vin2 b nd in2 0 0V pulse ( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
.ends
Xtwobus b out1_b out2_b twobus_b
Rout1 b out1 b 0 50
Rout2 b out2 b 0 50
.probe tran
+ outl of output b = v(outl b)
+ out2 of output b = v(out2 b)
+ in of output b = v(Xtwobus b.nd in1)
.end
```

In this example, you can test the buffers that the . IBIS command creates.

```
********
.tran 50p 30n
.option post probe
* add component
.ibis pcomp
+ file = 'pinmap.ibs'
+ component = 'NO_PINMAPPING'
+ nowarn
+ package = 0
Vin1 pcomp_1_i 0 0V pulse ( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
Vin2 pcomp_2_i 0 0V pulse ( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
Rout1_1 pcomp_1 0 50
Rout2_1 pcomp_2 0 50
.probe tran
. out1 of pcomp_ 1)
```

```
+ out1_of_nopm = v(pcomp_1)
+ out2_of_nopm = v(pcomp_2)
+ in_of_output = v(pcomp_1_i)
.end
```

The following *ibs* file is:

```
IBIS file pinmap.ibs
[IBIS ver] 3.1
[File name] pinmap.ibs
[File Rev] 1.0
[Date] 5/24/2002
[Source] spice models
[Notes] This ibis file tests the pinmap
results of HSPICE .ibis command. Pinmapping
is considered only if hsp_ver > 2002.2.
Component NO PINMAPPING
[Component] NO PINMAPPING
[Manufacturer] TEST
```

	[Package]	typ	min	max
R_pkg	0	NA	NA	
L_pkg	0	NA	NA	

C_pkg 0	N.	A NA			
[Pin]	signal_name	model_nam e	R_pin	L_pin	C_pin
OUT1	out50v	50.Om	2.01554n	0.33960p	
OUT2	out50v	50.Om	1.83759n	0.31097p	
GND1	GND	50.Om	1.89274n	0.32012p	
VCC1	POWER	50.Om	1.74394n	0.31941p	
GND2	GND	50.Om	1.89274n	0.32012p	
VCC2	POWER	50.Om	1.74394n	0.31941p	
model in	formation				

[END]

Buffer Power OFF

If [Pin Mapping] is defined both in the *ibs* file and hsp_ver > 2002.2, HSPICE automatically uses the [Pin Mapping] keyword in the *ibs* file to load voltage sources to the buffers. HSPICE turns OFF the power of buffers that the component created.

In this case, the nd_pc, nd_pu, nd_gc, and nd_pd nodes connect to the power and ground bus according to the information in [Pin Mapping]. All other nodes are the same as in Buffer Power ON on page 203

The following two .sp files are equivalent. The first file uses the B-element to describe buffers:

```
* test for IO,OUTPUT,3-STATE, INPUT BUFFER in component w/pin
mapping
.option post probe
.tran 50p 30n
.param vhi = 2.5
.subckt io o 3st i b in st gnd1 vcc1 io output
bin vcc1 gnd1 in nd out1
+ file = 'pinmap.ibs'
+ model = 'DS92LV090A IN1'
+ buffer=1 power=off
+ nowarn
b3st vcc1 gnd1 st nd in1 nd en1 vcc1 gnd1
+ file = 'pinmap.ibs'
+ model = 'DS92LV090A RO'
+ buffer=4 power=off
+ nowarn
bio vcc1 gnd1 io nd in2 nd en2 nd ofi vcc1 gnd1
+ file = 'pinmap.ibs'
+ model = 'DS92LV090A DOUT'
+ buffer=3 power=off
+ nowarn
boutput vcc1 gnd1 output nd in3 vcc1 gnd1
+ file = 'pinmap.ibs'
+ model = 'out50v'
+ buffer=2 power=off
+ nowarn
Vin1 b nd in1 0 0V pulse ( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
Ven1 b nd en1 0 0V pulse ( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
Vin2 b nd in2 0 0V pulse ( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
Ven2 b nd en2 0 0V pulse ( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
Vin3 b nd in3 0 0V pulse ( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
Rout b nd out1 0 50
.ends
Xio o 3st i b in b st b gndl b vccl b io b output b io o 3st i b
Vvcc1 b vcc1 b 0 3.3v
Vqnd1 b qnd1 b 0 0v
Vin b in b 0 0V PULSE (0 vhi 1ns 0.5ns 0.5ns 5ns 10ns)
Rout1 b st b 0 50
Rout2 b io b 0 50
Rout3 b output b 0 50
.probe tran
+ out of in b = v(Xio o 3st i b.nd out1)
+ out of 3st b = v(st b)
+ out of io \overline{b} = v(io \overline{b})
+ out of output b = v(output_b)
+ in of output b = v(Xio o 3st i b.nd in3)
```

.end

The second file uses a the .IBIS command to create buffers:

```
* test with component
.option post post version=9601 probe
.tran 50p 30n
.param vhi = 2.5
.ibis pcomp
+ file = 'pinmap.ibs'
+ component = 'IO OUTPUT 3ST INPUT'
+ nowarn
+ package = 0
Vin1 pcomp 3 i 0 0V pulse ( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
Ven1 pcomp 3 en 0 0V pulse ( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
Vin2 pcomp 6 i 0 0V pulse ( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
Ven2 pcomp_6_en 0 0V pulse ( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
Vin3 pcomp 7 i 0 0V pulse ( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
Rout pcomp<sup>2</sup>i 0 50
Vvcc1 pcomp 5 0 3.3v
Vgnd1 pcomp 4 0 0v
Vin pcomp 2 0 0V PULSE (0 vhi 1ns 0.5ns 0.5ns 5ns 10ns)
Rout1 pcomp 3 0 50
Rout2 pcomp 6 0 50
Rout3 pcomp 7 0 50
.probe tran
+ out of in = v(pcomp in 2)
+ out of 3st = v(pcomp 3)
+ out_of_io = v(pcomp_6)
+ out of output = v(pcomp 7)
+ in of output = v(pcomp 7 i)
.end
```

The .*ibs* file is:

Chapter 4: Modeling Input/Output Buffers Using IBIS Files

Using the IBIS Component Command

```
IBIS file pinmap.ibs
[IBIS ver] 3.1
[File name] pinmap.ibs
[File Rev] 1.0
[Date] 5/24/2002
[Source] spice models
[Notes] This ibis file tests the pinmap
results of HSPICE .ibis command. Pinmapping
is considered only if hsp ver > 2002.2.
Component IO, OUTPUT, 3-STATE, INPUT BUFFER
[Component]
             IO OUTPUT 3ST INPUT[Manufacturer]
TEST
     [Packaqe]
             typ min
                      max
R pkq
    0
              NA
                  NA
             NA
Lpkg 0
                  NA
C pkg 0
             NA
                  NA
            [Pin]
      signal name
                  model name R pin
                                  L pin
                                         C pi
                                         n
                  50.Om
                           2.11433n 0.27505p
 NC
      NC
 IN
      DS92LV090A IN1
                  50.Om
                           2.01554n 0.33960p
 ST
      DS92LV090A RO
                  50.Om
                           1.94357n 0.32802p
 GND1
      GND
                  50.Om
                           1.89274n 0.32012p
 VCC1
      POWER
                  50.Om
                           1.74394n 0.31941p
 ΙΟ
      DS92LV090A DOUT 50.0m
                           1.83759n 0.31097p
 OUTPUT out50v
                  50.Om
                           1.83759n 0.31097p
```

[Pin pulldown r pullup r gnd clamp r power clamp r Mapping] ef ef ef ef NC NC NC NC NC NC GND1 VCC1 GND1 VCC1 GND1 NC NC VCC1 NC NC GND1 VCC1 GND1 VCC1 VCC1 GND1 GND1 VCC1 model information [END]

Using IBIS Package Modeling

In addition to .IBIS, HSPICE provides the .PKG command to parse package model definition in either *.ibs* or *.pkg* files.

The . PKG command automatically creates a series of W-elements or discrete R, L and C components.

Syntax

```
.PKG pkgname
+ pkgfile='pkgfilename'
+ model='pkgmodelname'
```

+ moder= prgmoder

Examples

Example 1

```
.pkg p_test
+ pkgfile='processor_clk_ff.ibs'
+ model='FCPGA_FF_PKG'
```

Example 2—This example shows how in the second line, pin1 is referenced as the element name changes:

```
p_test_pin1_dia and p_test_pin1
w_p_test_pin1_? ? or r_p_test_pin1_? ? ...
```

HSPICE® Signal Integrity User Guide A-2007.12

For the complete description of this command, see the HSPICE Reference Manual: Commands and Control Options .PKG

Using IBIS Board-Level Components

A board-level component is used to describe a printed circuit board (PCB) or substrate that can contain components or even other boards and can connect to another board through a set of user visible pins. The electrical connectivity of such a board level component is referred to as an "Electrical Board Description" (EBD). The . EBD command provides connectivity descriptions of chip to chip, or multiple-chips on a single package.

The .EBD command is associated with .IBIS command, because the EBD file contains the reference designator of the component. HSPICE search paths between the component pins and the EBD pins are displayed in the [Path Description] of the EBD file. The component pins are designated with keyword:component in the .EBD command, which automatically create Lumped RLCs and distributed RLCs (W-elements) to express those paths. HSPICE then simulates the newly-created circuit.

In the following netlist, you can see the important elements and internal nodes that are created in the naming rules of the . EBD command.

Chapter 4: Modeling Input/Output Buffers Using IBIS Files Using IBIS Board-Level Components

```
*
 Analysis And Options
.op
.tran 10p 30n
.option probe
Stimulus
Vin cmp1 5 i 0 0V pulse ( 0V 3V 2n 0.1n 0.1n 7.5n 15n )
Vpu cmp1 1 0 2.5v
vpc cmp1 2 0 2.5v
vpd cmp1_3 0 0v
vgc cmp1 4 0 0
Rload
Rd1 ebd1 a3 0 50
Rd2 ebd1 a3 0 50
*
 Define Component
.ibis cmp1
+ file = 'pinmap.ibs'
+ component = 'Component1'
+ package = 0
Define EBD
.ebd ebd1
+ file = 'pinmap.ebd'
+ model = 'Board1'
+ component = 'cmp1:u21'
* Output
.probe tran
```

HSPICE® Signal Integrity User Guide A-2007.12

Chapter 4: Modeling Input/Output Buffers Using IBIS Files Using IBIS Board-Level Components

.EDB and .IBIS Command Syntax

Use the following syntax when using IBIS board-level components:

```
.EBD 'ebd_name'
+ file = 'ebd_file_name' $ case-sensitive
+ model = 'ebd_model_name' $ case-sensitive
+ component = 'ibis_name:ref_des' $ case-insensitive
+ <component = 'ibis_name:ref_des'<...>>
.IBIS 'ibis_name'
+ file = 'ibis_file_name' $ case-sensitive
+ component = 'component_name' $ case-sensitive
+ <package = 0|1|2|3>
+ <other_keyword = value<...>>
```

Note:

Parameters surrounded by arrow brackets (< >) are not required.

Parameter	Description
ebd_name	Specifies the name of the .EBD command. This argument is case- insensitive.
ibis_name	Specifies the name of associated .IBIS command. This argument is case-insensitive.
ebd_file_name	Identifies the EBD file. You must specify either the absolute path for the file or the path relative to the directory from where you run the simulation. This argument is case-sensitive. For example:file = './ebd/test.ebd'
	file = '/home/usr/ebd/test.ebd'

Table 24 .EBD/.IBIS Required Argument Descriptions

Parameter	Description
ebd_model_name	Identifies the Board-Level Component. Visible in the [Begin Board Description] keyword in the EBD file. This argument is case-sensitive.
ibis_name:ref_des	 Maps an IBIS buffer component to a reference designator. ibis_name: Name of the associated .IBIS command to identify IBIS buffer component. ref_des: Reference designator. Visible in the Node sub-parameter of the [Path Description] keyword in the EBD file. For example:component = 'cmp2:u22'

Table 24 .EBD/.IBIS Required Argument Descriptions (Continued)

Circuit Topology Created by the .EBD and .IBIS Commands

The circuit topology in Figure 67 is created by the . EBD and . IBIS commands:




Figure 67 Circuit Topology Created by the .EBD and .IBIS Commands

B-element Naming Rules

The following rules in Table 25 apply when naming B-elements in IBIS board-level components:

Table 25 B -element Naming Rules

Buffer	Name	Note
Buf_#	'ibis_name'_'ibis_pin_name'	If model_name shows NC/POWER/GND in the column of the [Pin] keyword in the IBIS file, no Buf_# buffer exists.
S_Buf_#	'ibis_name'_'pin1_name'_'pin2_name'	If the [Series Pin Mapping] keyword is not in the IBIS file, no S_Buf_# series/series switch buffer exists.

Table 26 Node Naming Rules

Node	Name	Corresponding Buffer Node
A_#	'ibis_name'_'ibis_pin_name'_i	Terminator buffer: No A_# nodes
		Input/Input_ecl buffer: nd_out_of_in
		Other buffers: nd_in
		If no Buf_#, no A_# nodes

Node	Name	Corresponding Buffer Node
B_#	'ibis_name'_'ibis_pin_name'_o	Input/input_ecl buffer: nd_in
		Other buffers: nd_out
		Note: If no package (i.e. the package keyword in the .IBIS command is set to 0 or no relative sub- parameter is given in [Pin]/[Package] in IBIS file), then no B_# nodes. The corresponding nodes are named as C_# nodes.
C_#	'ibis_name'_'ibis_pin_name'	
D_#	'ebd_name'_'ebd_pin_name'	
Enable	'ibis_name'_'ibis_pin_name'_en	Buffer that has the nd_en Enable node. Other buffers: No
Out_of_in	'ibis_name'_'ibis_pin_name'_outofin	Buffer that has out_of_in Node except. Input/Input_ECL Buffer
Pulldown of Buf_#	<pre>'ibis_name'_'ibis_pin_name'_pd or 'ibis_name'_'ibis_pin_pd_name_o' (if ain manning is defined in the IRIC file)</pre>	Buffer that has the Pulldown nd_pd node. Other buffers: No
	(if pin mapping is defined in the IBIS file)	
Pullup of Buf_#	'ibis_name'_'ibis_pin_name'_pu or	Buffer that has the Pullup nd_pu node.
	'ibis_name'_'ibis_pin_pu_name_o' (if pin mapping is defined in the IBIS file)	Other buffers: No

Table 26 Node Naming Rules

Node	Name	Corresponding Buffer Node
GND Clamp of Buf_#	<pre>'ibis_name'_'ibis_pin_name'_pd or 'ibis_name'_'ibis_pin_gc_name_o' (if pin mapping is defined in the IBIS file)</pre>	Buffer that has the GND Clamp nd_gc node. Other buffers: No
POWER Clamp of Buf_#	<pre>'ibis_name'_'ibis_pin_name'_pc or 'ibis_name'_'ibis_pin_pc_name_o' (if pin mapping is defined in the IBIS file)</pre>	Buffer that has POWER Clamp nd_pc node. Other buffers: No

Table 26	Node Naming Rules	s
----------	-------------------	---

In the following node names, the first matched pin name in [Pin] consists of ground/power connections given in [Pin Mapping] in the **.ibs* file.

- 'ibis_name': Name of .IBIS command.
- 'ebd_name': Name of . EBD command.
- 'ibis_pin_name': Pin Name, the first column in Keyword: [Pin] in IBIS file.
- 'ebd_pin_name': Pin Name, the pin name given in [Path Description] in EBD file.
- 'pin1_name': One of two pins joined by a series model, the first column in Keyword: [Series Pin Mapping] in IBIS file.
- 'Pin2_name': The other of two pins joined by a series model, the second column in Keyword: [Series Pin Mapping] in IBIS file.
- 'ibis_pin_pd_name'
- 'ibis_pin_pu_name'
- 'ibis_pin_gc_name'
- 'ibis_pin_pc_name': The first matched pin name in [Pin] which are ground/ power connections given in [Pin Mapping] in IBIS file.

Circuit Topology Created with SPICE or Verilog-A Formatted Pins

The circuit topology in Figure 68 is created by the .EBD and .IBIS commands where the IBIS component model contains SPICE or Verilog-A formatted pins:




Figure 68 Circuit topology with SPICE or Verilog-A Formatted pins

SPICE or Verilog-A Formatted B-element Naming Rules

The following rules (Table 27) apply when naming SPICE or Verilog-A formatted B-elements in IBIS board level components

Table 27	SPICE or Verilog-A Formatted B-elem	ent Naming Rules
	0	0

Buffer	Name	Comment
Buf_#	'ibis_name'_'ibis_pin_name'	If model_name shows NC/POWER/GND in the column of the [Pin] keyword in the IBIS file, no Buf_# buffer exists.
TDBuf_#	'ibis_name'_'pin1_name'_'pin2_name'	If [Diff Pin] keyword is not in the IBIS file, or it is not a true differential buffer, no TDBuf_# buffer exists.

Buffer	Name		Comment
S_Buf_#	'ibis_name'	_'pin1_name'_'pin2_name'	If the [Series Pin Mapping] keyword is not in the IBIS file, no S_Buf_# series/series switch buffer exists.
		ng rules (Table 28) apply odes in IBIS board level o	when naming SPICE or Verilog-A components:
		Node naming rules—SPI component	CE/Verilog-A formatted buffers in
Node	Name		Corresponding buffer node/port
A_#	ʻibis_n	ame'_'ibis_pin_name'_i	Terminator buffer: No A_# nodes
			Input/Input_ecl buffer: nd_out_of_in
			Other buffers: nd_in
B_#	ibis_na	ame'_'ibis_pin_name'_o	Input/input_ecl buffer: nd_in Other buffers: nd_out Note: If no package (i.e. the package keyword in the .IBIS command is set to 0 or no relative sub-parameter is given in [Pin] / [Package] in IBIS file), then no B_# nodes. The corresponding nodes are named as C_# nodes.
C_#	'ibis_n	ame'_'ibis_pin_name'	
D_#	'ebd_n	ame'_'ebd_pin_name'	
A_#_#	'ibis_n	ame'_'pin1_name'_'pin2_na	ame'_i Input_diff buffer: nd_out_of_in Other buffers: nd_in
enable	'ibis_na or	ame'_'ibis_pin_name'_en	Buffer that has an enable node (nd_en)
		ame'_'pin1_name'_'pin2_na er is true differential buffer)	ame'_en

Table 27	SPICE or Verilog-A Formatted B-element Naming Rules
	of the of verify A tornalled D element Naming Hales

Node	Name	Corresponding buffer node/port
Out_of_in	'ibis_name'_'ibis_pin_name'_outofin or	Buffer that has out_of_in node except Input, Input_ECL and,
	'ibis_name'_'pin1_name'_'pin2_name'_outofin (if buffer is true differential buffer)	Input_diff buffers
Pulldown of Buf_#	'ibis_name'_'ibis_pin_name'_pd or	A_pdref
	'Ibis_name'_'ibis_pin_pd_name'_o' (if pin mapping is defined in the IBIS file)	
Pullup of Buf_#	'ibis_name'_'ibis_pin_name'_pu or	A_puref
	'ibis_name'_'ibis_pin_pu_name'_o (if pin mapping is defined in the IBIS file)	
GND Clamp of Buf_#	'ibis_name'_'ibis_pin_name'_gc or	A_gcref
_	'ibis_name'_'ibis_pin_gc_name'_o (if pin mapping is defined in the IBIS file)	
POWER Clamp of	clamp'ibis_name'_'ibis_pin_name'_pc or	A_pcref
Buf_#	'ibis_name'_'ibis_pin_pc_name'_o (if pin mapping is defined in the IBIS file)	
External Reference of	reference 'ibis_name'_'ibis_pin_name'_ext or	A_extref
Buf_#	'ibis_name'_'ibis_pin_ext_name'_o (if pin mapping is defined in the IBIS file)	
Global reference	0	A_gnd
Non-inverting node of S_Buf_#	'ibis_name'_'pin1_name'_o	A_pos
Inverting node of S_Buf_#	'ibis_name'_'pin2_name'_o	A_neg

Table 28Node naming rules—SPICE/Verilog-A formatted buffers in
component

HSPICE® Signal Integrity User Guide A-2007.12

	component	
Node	Name	Corresponding buffer node/port
Non-inverting node of TDBuf_#	'ibis_name'_'pin1_name'_o	A_signal_pos
Inverting node of TDBuf_#	'ibis_name'_'pin2_name'_o	A_signal_neg
other nodes of Buf_#	'ibis_name'_'ibis_pin_name'_'port_name'	other ports defined by user
other nodes of TDBuf_#	'ibis_name'_'pin1_name'_'pin2_name'_ 'port_name'	other ports defined by user

Table 28Node naming rules—SPICE/Verilog-A formatted buffers in
component

The following names are the same as in Table 26 on page 216 except that for TDBuf_#, 'pin1_name','pin2_name' are two pins joined by a true differential buffer model. They are the first and second columns in the keyword: [Diff Pin] in the IBIS file:

- 'ibis_name'
- 'ibis_pin_name'
- 'pin1_name'
- 'pin2_name'
- 'ibis_pin_pd_name'
- 'ibis_pin_pu_name'
- 'ibis_pin_gc_name'
- 'ibis_pin_pc_name'

IBIS Board-Level Component Examples

The following examples show how you can use the .IBIS and .EBD commands for board-level components.

Example 1: .IBIS Command File

The complete netlist, IBIS model, package and *.ebd* files for this example can be found in \$installdir/demo/hspice/ibis/ebd.

The IBIS model for this example is the file *4mx32.ibs*. To use the .IBIS command, it is necessary to find the [Component] keyword in the *.ibs* file as in the following part of the *.ibs* file:

l [Compo l	onent]	K4D263238A			
 [Manufacturer] [Packaqe]		TEST			
var	iable	typ	min		max
R pkg		0.17	77.00m		0.77
L pkg		2.84nH	0.56nH		6.04nH
C_pkg		3.20pF	0.55pF		5.20pF
[Pin]	signal_nam	ne model_na	me R_pin	L_pin	C_pin
B3	DMO	CTRL_PIN	0.71	5.75nH	5.20pF
B5	DQ3	DQ_PIN	0.12	0.86nH	0.57pF
B6	DQ2	DQ_PIN	83.00m	0.64nH	0.92pF
B7	DQ0	DQ_PIN	88.00m	0.56nH	0.53pF
C6	DQ1	DQ_PIN	0.11	0.78nH	0.56pF
M11	CK	CLK_PIN	0.36	1.64nH	2.52pF

In the example above, the component name is K4D263238A. In addition to the [Component] keyword, this portion of the *.ibs* file also shows the pin list. This information will be important later.

Note:

Т

There are three models relating to this component: CTRL_PIN, DQ_PIN, and CLK_PIN. If ramp_rwf and ramp_fwf keywords are set, then all models will take the keyword values. Of course, such keywords may be nonsense for some model types.

This component only uses [Ramp] to define the V-t characteristics of the buffers so; the ramp_rwf and ramp_fwf keywords can be set to 0 for this example. There is package information for this component that is contained in the package file *4mx32.pkg*. The package information can be specified in the .IBIS command. The .IBIS command requires an instance name of the component to be specified. For this case, the name bc1 is used. The ibis component definition can then be written as:

```
* ibis component
.ibis bc1 component='K4D263238A'
+ file='4mx32.ibs'
+ ramp_rwf=0 ramp_fwf=0
+ package=3
+ pkgfile='4mx32.pkg'
```

HSPICE® Signal Integrity User Guide A-2007.12

Note:

The component keyword is case sensitive and the specified component name must match the case of [Component] in the *.ibs* file or HSPICE will give an error message that the component is not defined.

Example 1: .EBD Command File

To use the .EBD command, it is necessary to find the name of the board as given by the [Begin Board Description] keyword in the *.ebd* file. The name of the board will be used for the model name in the .EBD command. In this example, the name of the board description is Board1. The reference designators of the components on the board are given by the [Reference Designator Map] keyword and are used by the component keyword of the .EBD command. In this example, there is only one reference designator, U1.

Part of the *.ebd* file:

```
[Begin Board Description] Board1
[Manufacturer]
                              Test
[Number Of Pins] 2
[Pin List] signal name
B7
             DQ0
 C6
              D01
[Path Description] Trace1
Pin B7
Len = 0.5 \text{ L}=8.35 \text{ n} \text{ C}=3.34 \text{ p} \text{ R}=0.01 /
Len = 0.1 L=2.1n C=1.15p R=0.01 /
Node u1.B7
[Path Description] Trace2
Pin C6
Len = 0.5 L=8.35n C=3.34p R=0.01 /
Len = 0.1 \text{ L}=2.1 \text{ n} \text{ C}=1.15 \text{ p} \text{ R}=0.01 / 
Node u1.C6
[Reference Designator Map]
Ref Des File name Component name
ul 4mx32.ibs
                              K4D263238A
[End Board Description]
```

The .EBD command requires an instance name of the board to be specified. For this case, the name sb1 is used. The board definition can be written as:

```
* board description
.ebd sb1
+ file='4mx32.ebd'
+ model='board1'
+ component=bc1:u1
```

Now that both the ibis component and board description are defined, the input, enables, and terminations for the buffers can be defined. The node naming convention follows the node naming rules defined in Table 26 on page 216. The complete netlist can be written as:

```
* EBD Usage Example
* ibis component
.ibis bc1 component='K4D263238A'
+ file='4mx32.ibs'
+ ramp rwf=0 ramp fwf=0
+ pkgfile='4mx32.pkg'
+ package=3
* board description
.ebd sb1
+ file='4mx32.ebd'
+ model='board1'
+ component=bc1:u1
* enables
v3 bc1 b7 en 0 1
v4 bc1_c6_en 0 1
* data
vdq0 bc1 b7 i 0 pulse(0 1 1n 0.1n 0.1n 5n 20n)
vdq1 bc1_c6_i 0 pulse(0 1 1n 0.1n 0.1n 5n 15n)
* terminations
r1 sb1 b7 0 50
r2 sb1 c6 0 50
```

```
Example 2: .IBIS Command File
```

```
** HSPICE Netlist **
.ibis cmp1
+ file = 'test1.ibs'
+ component = 'Component1'
+ package = 1
.ebd ebd1
+ file = 'test.ebd'
+ model = 'Board1'
+ component = 'cmp1:u21'
** IBIS file: test1.ibs **
[Component] Component1
| . . . . . .
[Pin] signal name model name R pin L pin C pin
      RASO Buffer1 200.0m 5.0nH 2.0pF
1
               GND 209.0m NA 2.5pF
POWER NA 6.3nH NA
2
      qnd
3
     pwr
| ... ...
[Pin Mapping] pulldown ref pullup ref gnd clamp ref
power clamp ref ext ref
             GNDBUS1 PWRBUS1 |
GNDBUS1 NC |
NC PWRPUCC
1
2
3
| ... ...
[Series Pin Mapping] pin_2 model_name function_table_group
                    3 CBTSeries 1 | Four independent groups
2
```

Example 2: .EBD Command File

Here is an example of an EBD file:

```
[Begin Board Description] Board1
....
[Pin List] signal name
A1 GND
A2 data1
A3 data2
....
[Path Description] CAS 2
Pin Al
Len = 0.5 L=8.35n C=3.34p R=0.01 /
Node u21.1
Len = 0.5 L=8.35n C=3.34p R=0.01 /
Node u21.2
Len = 0.5 L=8.35n C=3.34p R=0.01 / | this section is
                                   discarded because
                                   the Node u23.3
                                   reference
                                   designator:u23 is not
                                  designated to IBIS
                                  component in the .ebd
                                   ebd1 command.
```

Table 29 B -element Nodes		
Buffer/Node	Name	
A_1	cmp1_1_i	
B_1	cmp1_1_o	
B_2	cmp1_2_o	
B_3	cmp1_3_o	
C_1	cmp1_1	
C_2	cmp1_2	
C_3	cmp1_3	
D_1	ebd1_a1	
D_2	ebd1_a2	
D_3	ebd1_a3	

The nodes listed in Table 29 are used with B -elements in the example above. *Table 29 B -element Nodes*

HSPICE® Signal Integrity User Guide A-2007.12

Buffer/Node	Name
Pulldown of Buf_1	cmp1_2_o
Pullup of Buf_1	cmp1_3_o
GND Clamp of Buf_1	cmp1_1_gc
POWER Clamp of Buf_1	cmp1_1_pc
Buf_1	cmp1_1
S_Buf_1	cmp1_2_3

Table 29B -element Nodes (Continued)

Using IBIS Interconnect Modeling (ICM)

ICM is a standard for behavioral descriptions of interconnect electrical characteristics. The text describes a consistent format that can be parsed by software, allowing simulation tool and interconnect vendors to create models compatible with their own products.

The HSPICE . ICM command automatically creates port names that reference the pin name of an ICM model and generates a series of element nodes on the pin.

Syntax

```
.ICM icmname
+ file='icmfilename'
```

+ model='icmmodelname'

Example

```
.ICM icm1
+ file='test1.icm'
+ model='FourLineModel1'
```

For the complete description of the command, See the *HSPICE Reference Manual: Commands and Control Options, .*ICM.

Modeling Ideal and Lumped Transmission Lines

Describes how to model ideal and lumped transmission lines.

A transmission line delivers an output signal at a distance from the point of signal input. Any two conductors can make up a transmission line. The signal that is transmitted from one end of the pair to the other end is the voltage between the conductors. Power transmission lines, telephone lines, and waveguides are examples of transmission lines. Traces on printed circuit boards and multichip modules (MCMs) in integrated circuits are other examples of transmission lines.

With current technologies that use high-speed active devices on both ends of most circuit traces, all of the following transmission line effects must be considered during circuit analysis:

- Time delay
- Phase shift
- Power, voltage, and current loss
- Distortion
- Reduction of frequency bandwidth
- Coupled line crosstalk

Synopsys provides accurate modeling for all kinds of circuit connections, including both lossless (ideal) and lossy transmission line elements.

Selecting Wire Models

A transmission line or interconnect is one of the following:

Chapter 5: Modeling Ideal and Lumped Transmission Lines Selecting Wire Models

- Wire
- Trace
- Conductor
- Line

Many applications model electrical properties of interconnections between nodes by their equivalent circuits, and integrate them into the system simulation to accurately predict system performance.

An electrical model that simulates the behavior of interconnect must consider all of the following:

- Physical nature or electrical properties of the interconnect
- Bandwidth or risetime and source impedance of signals of interest
- Interconnect's actual time delay
- Complexity and accuracy of the model, and the corresponding effects on the amount of CPU time required for simulations

You can choose from the following circuit models for interconnects:

- No model at all. Use a common node to connect two elements.
- Lumped models with R, L, and C -elements as described in the HSPICE User Guide: Simulation and Analysis. These include a series resistor (R), a shunt capacitor (C), a series inductor and resistor (RL), and a series resistor and a shunt capacitor (RC).
- Transmission line models such as an ideal transmission line (T-element) or a lossy transmission line (U-element)

Choosing the simplest model that adequately simulates the required performance minimizes sources of confusion and error during analysis.

Generally, to simulate both low and high frequency electrical properties of interconnects, select the U-element transmission line model. For compatibility with conventional versions of SPICE, use one of the discrete lumped models or the T-element.

The following sections explain the factors that determine the best choice of a transmission line.

Source Properties

 t_{rise} = source risetime

R_{source} = source output impedance

Interconnect Properties

Z0 = characteristic impedance

TD = time delay of the interconnection


or

R = equivalent series resistance

C = equivalent shunt capacitor

L = equivalent series inductance

Figure 69 on page 232 shows you how to select a model based on source and interconnect properties.



Use the U model with either the ideal T-element or the lossy U-element. You can also use the T-element alone without the U model. HSPICE offers both, a flexible definition of the conventional SPICE T-element and an accurate U-element lossy simulation.




Figure 70 U Model, T-element and U-element Relationship

The T and U-elements do not support the <M=val> multiplier function. If a U or T element is used in a subcircuit and an instance of the subcircuit has a multiplier applied, that multiplier is not applied to the T or U-element.

A warning message similar to the following is issued in both the status file (.st0) and the output file (.*lis*) if the smallest transmission line delay is less than TSTOP/10e6:

```
**warning**: the smallest T-line delay (TD) = 0.245E-14 is too small
Please check TD, L and SCALE specification
```

This feature is an aid to finding errors that cause excessively long simulations.

Using Ground and Reference Planes

All transmission lines have a ground reference for the signal conductors. In this manual, the ground reference is called the reference plane so that it is not confused with SPICE ground. The reference plane is the shield or the ground plane of the transmission line element. The reference plane nodes may or may not be connected to SPICE ground.

Selecting Ideal or Lossy Transmission Line Element

The ideal and lossy transmission line models each have particular advantages, and they may be used in a complementary manner. Both model types are fully


functional in AC analysis and transient analysis. Some of the comparative advantages and uses of each type of model are listed in Table 30.

Table 30 Ideal versus Lossy Transmission Line

Ideal Transmission Line	Lossy Transmission Line	
lossless	includes loss effects	
used with voltage sources	used with buffer drivers	
no limit on input risetime	prefiltering necessary for fast rise	
less CPU time for long delays	less CPU time for short delays	
differential mode only	supports common mode simulation	
no ground bounce	includes reference plane reactance	
single conductor	up to five signal conductors allowed	
AC and transient analysis	AC and transient analysis	

The ideal line is modeled as a voltage source and a resistor. The lossy line is modeled as a multiple lumped filter section as shown in Figure 71.

Figure 71 Ideal versus Lossy Transmission Line Model



Because the ideal element represents the complex impedance as a resistor, the transmission line impedance is constant, even at DC values. On the other hand, you must prefilter the lossy element if ideal piecewise linear voltage sources are used to drive the line.

Selecting U Models

The U model allows three different description formats: geometric/physical, precomputed, and electrical. It provides equally natural description of vendor parts, physically described shapes, and parametric input from field solvers. The description format is specified by the required model parameter ELEV as follows:

- ELEV=1 geometric/physical description such as width, height, and resistivity of conductors. It is used by board designers dealing with physical design rules.
- ELEV=2 precomputed parameters. These are available with some commercial packaging, or as a result of running a field solver on a physical description of commercial packaging.
- ELEV=3 electrical parameters such as delay and impedance, available with purchased cables. It allows one conductor and ground plane for PLEV=1.

The U model explicitly supports transmission lines with several types of geometric structures. The geometric structure type is indicated by the PLEV model parameter as follows:

- PLEV=1 Selects planar structures, such as microstrip and stripline, (the usual conductor shapes on integrated circuits and printed-circuit boards).
- PLEV=2 Selects coax, which frequently is used to connect separated instruments.
- PLEV=3 Selects twinlead, which is used to connect instruments and to suppress common mode noise coupling.

Chapter 5: Modeling Ideal and Lumped Transmission Lines Selecting Wire Models




Figure 72 U Model Geometric Structures

Transmission Lines: Example

The following file fragment is an example of how both T-elements and Uelements can be referred to a single U model as indicated in Figure 70 on page 233. The file specifies a 200 mm printed circuit wire implemented as both a U-element and a T-element. The two implementations share a U model that is a geometric description (ELEV=1) of a planar structure (PLEV=1).

```
T1 in gnd t_out gnd microl L=200m
U1 in gnd u_out gnd microl L=200m
.model microl U LEVEL=3 PLEV=1 ELEV=1 wd=2m ht=2m th=0.25m
+ KD=5
```

The next section provides details of element and model syntax.

Parameter	Description
T1, U1	Element names
micro1	The model name
in, gnd, t_out, and u_out	Nodes

Table 31Transmission Line Parameters

Parameter	Description
L	The length of the signal conductor
wd, ht, th	Dimensions of the signal conductor and dielectric
KD	The relative dielectric constant

Table 31 Transmission Line Parameters (Continued)


Interconnect Simulation

This section provides details of the requirements for T-line or U-line simulation.

Ideal Transmission Line

The ideal transmission line element contains the element name, connecting nodes, characteristic impedance (Z_0), and wire delay (TD), unless Z_0 and TD are obtained from a U model. In that case, it contains a reference to the U model.

Figure 73 Ideal Element Circuit



The input and output of an ideal transmission line have these relationships:


$$Vin|_{t} = V(out - refout)|_{t-TD} + (iout \times Z_{0})|_{t-TD}$$


$$Vout|_{t} = V(in - refin)|_{t-TD} + (iin \times Z_0)|_{t-TD}$$

The signal delays for ideal transmission lines are specified as:

- TD_{eff}=TDPL if TD is given, or
- TD_{eff}=NL/F if NL and F are given, or
- TD_{eff}=TD if you use a U model.

The ideal transmission line only delays the difference between the signal and the reference. Some applications, such as a differential output driving twisted pair cable, require both differential and common mode propagation. Use a U-element, if you need the full signal and reference. You can use approximately two T-elements (see Figure 74 on page 238). In this figure, the two lines are completely uncoupled so that only the delay and impedance values are correctly modeled.





You cannot implement coupled lines with the T-element so use U-elements for applications requiring two or three coupled conductors.

Synopsys circuit simulation uses a transient timestep that does not exceed half the minimum line delay. Very short transmission lines (relative to the analysis time step) cause long simulation times. You can replace very short lines with a single R, L, or C-element (see Figure 69 on page 232).

Lossy U-element Statement

The U-element models single and coupled lossy transmission lines for various planar, coaxial, and twinlead structures. When a U-element is included in your netlist, simulation creates an internal network of R, L, C, and G-elements to represent up to five lines and their coupling capacitances and inductances.

You can specify interconnect properties in three ways:

- Specify the R, L, C, and G (conductance) parameters in a matrix form (ELEV=2).
- Provide common electrical parameters, such as characteristic impedance and attenuation factors (ELEV=3).
- Specify the geometry and the material properties of the interconnect (ELEV=1).

This section initially describes how to use the third method.

The U Model is optimized for typical geometries used in ICs, MCMs, and PCBs. The model's closed form expressions are optimized via measurements and comparisons with several different electromagnetic field solvers.


The U-element geometric model handles one to five uniformly spaced transmission lines, all at the same height. Also, the transmission lines can be on top of a dielectric (microstrip), buried in a sea of dielectric (buried), have reference planes above and below them (stripline), or have a single reference plane and dielectric above and below the line (overlay). Thickness, conductor resistivity, and dielectric conductivity allow for calculating loss as well.


The U-element statement contains the element name, the connecting nodes, the U model reference name, the length of the transmission line, and, optionally, the number of lumps in the element. You can create two kinds of lossy lines: lines with a reference plane inductance (LRR, controlled by the model parameter LLEV) and lines without a reference plane inductance. Wires on integrated circuits and printed circuit boards require reference plane inductance.

The reference ground inductance and the reference plane capacitance to SPICE ground are set by the HGP, CMULT, and optionally, the CEXT parameters.

Lossy U Model Statement

The schematic for a single lump of the U model with LLEV=0, is shown in Figure 75 on page 240. If LLEV=1, the schematic includes inductance in the reference path as well as capacitance to HSPICE ground. See Reference Planes and HSPICE Ground on page 245 for more information about LLEV=1 and reference planes.





Syntax


The following shows the netlist syntax for the U model.


```
.MODEL mname U LEVEL=3 ELEV=val PLEV=val <DLEV=val> + <LLEV=val> + <Pname=val> ...
```

Parameter	Description
LEVEL=3	Selects the lossy transmission line model
ELEV=val	Selects the electrical specification format including the geometric model val=1
PLEV=val	Selects the transmission line type
DLEV=val	Selects the dielectric and ground reference configuration
LLEV=val	Selects the use of reference plane inductance and capacitance to HSPICE ground.
Pname=val	Specifies a physical parameter, such as NL or WD (see Table 32 on page 241) or a loss parameter, such as RHO or NLAY (see Table 33 on page 243).

Table 32 on page 241 and Table 33 on page 243 list the model parameters.

Figure 76 on page 241 shows the three dielectric configurations for the geometric U model. You use the DLEV switch to specify one of these configurations. The geometric U model uses ELEV=1.





In the above figure, a) sea, DLEV=0; b) microstrip, DLEV=1; c) stripline, DLEV=2; and d) overlay, DLEV=3.

Planar Geometric Models Lossy U Model Parameters

This section explains the physical, lossy, and geometric parameters of the U model.

Common Planar Model Parameters

The parameters for U models are listed in Table 32.

Parameter	Units	Default	Description
LEVEL		required	(=3) required for lossy transmission lines model
ELEV		required	Electrical model (=1 for geometry)
DLEV			Dielectric model (=0 for sea, =1 for microstrip, =2 stripline, =3 overlay; default is 1)
PLEV		required	Transmission line physical model (=1 for planar)
LLEV			Omit or include the reference plane inductance (=0 to omit, =1 to include; default is 0)
NL			Number of conductors (from 1 to 5)
WD	m		Width of each conductor
HT	m		Height of all conductors

Table 32U-element Physical Parameters

HSPICE® Signal Integrity User Guide A-2007.12

Parameter	Units	Default	Description
ТН	m		Thickness of all conductors
ТНВ	m		Reference plane thickness
TS	m		Distance between reference planes for stripline (default for DLEV=2 is 2 HT + TH. TS is not used when DLEV=0 or 1)
SP	m		Spacing between conductors (required if $NL > 1$)
KD			Dielectric constant
XW	m		Perturbation of conductor width added (default is 0)
CEXT	F/m		External capacitance between reference plane and ground. Only used when LLEV=1, this overrides the computed characteristic.
CMULT		1	Dielectric constant of material between reference plane and ground (default is 1 – only used when LLEV=1)
HGP	m		Height of the reference plane above HSPICE ground. Used for computing reference plane inductance and capacitance to ground (default is 1.5*HT – HGP is only used when LLEV=1).
CORKD			Perturbation multiplier for dielectric (default is 1)
WLUMP		20	Number of lumps per wavelength for error control
MAXL		20	Maximum number of lumps per element


Table 32U-element Physical Parameters (Continued)

The U model has two parametric adjustments: XW and CORKD. XW adds to the width of each conductor, but does not change the conductor pitch (spacing plus width). It is useful for examining the effects of conductor etching. CORKD is a multiplier for the dielectric value. Some board materials vary more than others. It provides an easy way to test tolerance to dielectric variations.

Physical Parameters

The dimensions for one and two-conductor planar transmission lines are shown in Figure 77.





Loss Parameters

Table 33 lists the loss parameters for the U model.

Parameter	Units	Description
RHO	ohm∙ m	Conductor resistivity (default is rho of copper, 17E-9 ohm m)
RHOB	ohm∙ m	Reference plane resistivity (default value is for copper)
NLAY		Number of layers for conductor resistance computation (=1 for DC resistance or core resistance, =2 for core and skin resistance at skin effect frequency)
SIG	mho/m	Dielectric conductivity

Losses have a large impact on circuit performance, especially as clock frequencies increase. RHO, RHOB, SIG, and NLAY are parameters associated with losses. Time domain simulators, such as SPICE, cannot directly handle losses that vary with frequency. Both the resistive skin effect loss and the effects of dielectric loss create loss variations with frequency. NLAY is a switch that turns on skin effect calculations in circuit simulation and analysis. The skin effect resistance is proportional to the conductor and backplane resistivities, RHO and RHOB.

Dielectric conductivity is included using SIG. The U model computes skin effect resistance at a single frequency and uses that resistance as a constant. The dielectric SIG computes a fixed conductance matrix, which is constant for all frequencies. To closely approximate losses, compute resistances and conductances at the frequency of maximum power dissipation. In AC analysis, resistance increases as the square root of frequency above the skin-effect frequency, and resistance is constant below the skin effect frequency.

Geometric Parameter Recommended Ranges

The U -element analytic equations compute quickly, but have a limited range of validity. The U -element equations were optimized for typical IC, MCM, and PCB applications. Table 34 lists the recommended minimum and maximum values for U -element parameter variables.

Parameter	Minimum	Maximum
NL	1	5
KD	1	24
WD/HT	0.08	5
TH/HT	0	1
TH/WD	0	1
SP/HT	0.15	7.5
SP/WD	1	5


Table 34Recommended Ranges


The U -element equations lose their accuracy when you use values outside the recommended ranges. Because the single-line formula is optimized for single lines, you will notice a difference between the parameters of single lines and two coupled lines at a very wide separation. The absolute error for a single line parameter is less than 5% when used within the recommended range. The main line error for coupled lines is less than 15%. Coupling errors can be as

high as 30% in cases of very small coupling. Since the largest errors occur at small coupling values, actual waveform errors are kept small.

Reference Planes and HSPICE Ground

Figure 78 on page 245 shows a single lump of a U model for a single line with reference plane inductance. If LLEV=1, the reference plane inductance is computed, and capacitance from the reference plane to HSPICE ground is included in the model. The reference plane is the ground plane of the conductors in the U model.





The model reference plane is not necessarily the same as HSPICE ground. For example, a printed circuit board with transmission lines can have a separate reference plane above a chassis. Simulation with the U model uses either HGP, the distance between the reference plane and HSPICE ground, or C_{ext} to compute the parameters for the ground-to-reference transmission line.

If you use HGP, the capacitance per meter of the ground-to-reference line is computed based on a planar line of width (NL+2)(WD+SP) and the height of HGP above the SPICE ground. CMULT is the dielectric constant of the ground-to-reference transmission line. If you specify C_{ext} , then C_{ext} is the capacitance per meter for the ground-to-reference line. The inductance of the ground-to-reference line is computed from the capacitance per meter and an assumed propagation at the speed of light.

Estimating the Skin Effect Frequency

Most of the power in a transmission line is dissipated at the clock frequency. As a first choice, simulation estimates the maximum dissipation frequency, or skin

effect frequency, from the risetime parameter. The risetime parameter is set with the .OPTION statement (for example, .OPTION RISETIME=0.1ns).

Some designers use 0.35/trise to estimate the skin effect frequency. This estimate is good for the bandwidth occupied by a transient, but not for the clock frequency, at which most of the energy is transferred. In fact, a frequency of 0.35/trise is far too high and results in excessive loss for almost all applications. Simulation computes the skin effect frequency from 1/(15*trise). If you use precomputed model parameters (ELEV=2), compute the resistance matrix at the skin effect frequency.

When the risetime parameter is not given, simulation uses other parameters to compute the skin effect frequency. The circuit simulator examines the . TRAN statement for tstep and delmax and examines the source statement for trise. If you set any one of the parameters tstep, delmax, and trise, simulation uses the maximum of these parameters as the effective risetime. In AC analysis, the skin effect is evaluated at the frequency of each small-signal analysis. Below the computed skin effect frequency (ELEV=1) or FR1 (ELEV=3), the AC resistance is constant. Above the skin effect frequency, the resistance increases as the square root of frequency.

Number of Lumped-Parameter Sections

The number of sections (lumps) in a transmission line model also affects the transmission line response. Simulation computes the default number of lumps from the line delay and the signal risetime. There should be enough lumps in the transmission line model to ensure that each lump represents a length of line that is a small fraction of a wavelength at the highest frequency used. It is easy to compute the number of lumps from the line delay and the signal risetime by using an estimate of 0.35/trise as the highest frequency.

For the default number of lumps, simulation uses the smaller of 20 or 1+(20*TDeff/trise), where TDeff is the line delay. In most transient analysis cases by using more than 20 lumps gives a negligible bandwidth improvement at the cost of increased simulation time. In AC simulations over many decades of frequency with lines over one meter long, more than 20 lumps may be needed for accurate simulation.

Ringing

Sometimes a transmission line simulation shows ringing in the waveforms as in Figure 95 on page 268. If the ringing is not verifiable by measurement, it might be due to an incorrect number of lumps in the transmission line models or due to the simulator integration method. Increasing the number of lumps in the

model or changing the integration method to Gear reduces the amount of ringing due to simulation errors. The default integration method is TRAP (trapezoidal), but you can change it to Gear with the statement .OPTION METHOD=GEAR.

See Oscillations Due to Simulation Errors on page 284 for more information about the number of lumps and ringing.

The next section covers parameters for geometric lines. It discusses coaxial and twinlead transmission lines, and the previously-described planar type.

Geometric Parameters (ELEV=1)

Geometric parameters provide a description of a transmission line in terms of the geometry of its construction and the physical constants of each layer or other geometric shape involved.

PLEV=1, ELEV=1 Geometric Planar Conductors Planar conductors are used to model printed circuit boards, packages, and integrated circuits. The geometric planar transmission line is restricted to:

- One conductor height (HT or HT1)
- One conductor width (WD or WD1)
- One conductor thickness (TH or TH1)
- One conductor spacing (SP or SP12)
- One dielectric conductivity (SIG or SIG1)
- One or two relative dielectric constants (KD or KD1, and KD2 only if DLEV=3)

Common planar conductors include:

- DLEV=0 microstrip sea of dielectric. This planar conductor has a single reference plane and a common dielectric surrounding conductor (see Figure 79 on page 248).
- DLEV=1 microstrip dual dielectric. This planar conductor has a single reference plane and two dielectric layers (see Figure 81 on page 249).
- DLEV=2 stripline. This planar conductor has an upper and lower reference plane (see Figure 80 on page 248). Both symmetric and asymmetric spacing are available.
- DLEV=3 overlay dielectric. This planar conductor has a single reference plane and an overlay of dielectric material covering the conductor (see Figure 82 on page 249).

Figure 79 Planar Transmission Line, DLEV=0, Sea of Dielectric




Figure 80 Planar Transmission Line, DLEV=2, Stripline




Figure 81 Planar Transmission Line, DLEV=1, Microstrip




Figure 82 Planar Transmission Line, DLEV=3, Overlay Dielectric




Table 35 Geometric Parameters

Name (Alias)	Units	Default	Description
DLEV	_	1.0	0: microstrip sea of dielectric 1: microstrip layered dielectric 2: stripline
NL	—	1	Number of conductors
NLAY	_	1.0	Layer algorithm: 1: DC cross section only 2: skindepth cross section on surface plus DC core
HT(HT1)	m	req	Conductor height

Name (Alias)	Units	Default	Description
WD(WD1)	m	req	Conductor width
TH(TH1)	m	req	Conductor thickness
THK1	m	HT	Dielectric thickness for DLEV=3
THK2	m	0.0	Overlay dielectric thickness for DLEV=3 0⊴THK2<3· HT (see note after this table)
THB	m	calc	Reference conductor thickness
SP(SP12)	m	req	Spacing: line 1 to line 2 required for nl > 1
XW	m	0.0	Difference between drawn and realized width
TS	m	calc	Height from bottom reference plane to top reference plane TS=TH+2· HT (DLEV=2, stripline only)
HGP	m	HT	Height of reference plane above SPICE ground – LLEV=1
CMULT	—	1.0	CPR multiplier for dielectric constant of material between shield and SPICE ground if LLEV=1 and CEXT is not present
CEXT	F/m	und	External capacitance from reference plane to circuit ground point – used only to override HGP and CMULT computation
RHO	ohm∙ m	17E-9	Resistivity of conductor material – defaults to value for copper
RHOB	ohm∙ m	rho	Resistivity of reference plane material
SIG1(SIG)	mho/m	0.0	Conductivity of dielectric
KD1(KD)	—	4.0	Relative dielectric constant of dielectric
KD2		KD	Relative dielectric constant of overlay dielectric for DLEV=3 1 < KD1 < 4. KD

Table 35	Geometric Parameters	(Continued)
----------	----------------------	-------------

Name (Alias)	Units	Default	Description
CORKD	_	1.0	Correction multiplier for KD

Table 35 Geometric Parameters (Continued)

Note:

If THK2 is greater than three times HT, simulation accuracy decreases. A warning message is issued to indicate this. A reference plane is a ground plane, but it is not necessarily at SPICE ground potential.

Lossy U Model Parameters for Geometric Coax (PLEV=2, ELEV=1)

Figure 83 Geometric Coaxial Cable




Table 36 Lossy U Model Parameters

Name (Alias)	Units	Default	Description
RA	m	req	Outer radius of inner conductor
RB	m	req	Inner radius of outer conductor (shield)
RD	m	ra+rb	Outer radius of outer conductor (shield)
HGP	m	RD	Distance from shield to SPICE ground

Name (Alias)	Units	Default	Description
RHO	ohm∙ m	17E-9	Resistivity of conductor material – defaults to value for copper
RHOB	ohm∙ m	rho	Resistivity of shield material
SIG	mho/m	0.0	Conductivity of dielectric
KD	_	4.0	Relative dielectric constant of dielectric
CMULT	—	1.0	Multiplier (used in defining CPR) for dielectric constant of material between shield and SPICE ground when LLEV=1 and CEXT is not present
CEXT	F/m	und.	External capacitance from shield to SPICE ground – used only to override HGP and CMULT computation
SHTHK	m	2.54E-4	Coaxial shield conductor thickness

Table 36 Lossy U Model Parameters (Continued)

Lossy U Model Parameters Geometric Twinlead (PLEV=3, ELEV=1)




Figure 84 Geometric Embedded Twinlead, DLEV=0, Sea of Dielectric





Figure 85 Geometric Twinlead, DLEV=1 with Insulating Spacer






Table 37 (Geometric	Twinlead	Parameters	(ELEV=1)	
------------	-----------	----------	------------	----------	--

Name (Alias)	Units	Default	Description
DLEV	_	0.0	0: embedded twinlead 1: spacer twinlead 2: shielded twinlead
RA1	m	req.	Outer radius of each conductor
D12	m	req.	Distance between the conductor centers
RHO	ohm∙ m	17E-9	Resistivity of first conductor material – defaults to value for copper

Name (Alias)	Units	Default	Description	
KD		4.0	Relative dielectric constant of dielectric	
SIG	mho/m	0.0	Conductivity of dielectric	
HGP	m	d12	Distance to reference plane	
CMULT	—	1.0	Multiplier {used in defining CPR} for dielectric constant of material between reference plane and SPICE ground when LLEV=1 and CEXT is not present.	
CEXT	F/m	undef.	External capacitance from reference plane to SPICE ground point (overrides LRR when present)	
TS1	m	req.	Insulation thickness on first conductor	
TS2	m	TS1	Insulation thickness on second conductor	
TS3	m	TS1	Insulation thickness of spacer between conductor	
The following p	parameters	apply to sh	ielded twinlead:	
RHOB	ohm∙ m	rho	Resistivity of shield material (if present)	
OD1	m	req.	Maximum outer dimension of shield	
SHTHK	m	2.54E-4	Twinlead shield conductor thickness	

 Table 37
 Geometric Twinlead Parameters (ELEV=1) (Continued)

Precomputed Model Parameters (ELEV=2)


Precomputed parameters allow the specification of up to five signal conductors and a reference conductor. These parameters may be extracted from a field solver, laboratory experiments, or packaging specifications supplied by vendors. The parameters supplied include:

- Capacitance/length. Each conductor has a capacitance to all other conductors.
- Conductance/length.Each conductor has a conductance to all other conductors due to dielectric leakage.

- Inductance/length. Each conductor has a self inductance and mutual inductances to all other conductors in the transmission line.
- Resistance/length. Each conductor has two resistances, high frequency resistance due to skin effect and bent wires and DC core resistance.

Figure 87 on page 255 identifies the precomputed components for a threeconductor line with a reference plane. The names for the resistance, capacitance, and conductance components for up to five lines are shown in Figure 88 on page 256.

Figure 87 Precomputed Components for 3 Conductors and a Reference Plane



	Ref. plane	line 1	line 2	line 3	line 4	line 5	
HSPICE ground	CPR GPR	CP1 GP1	CP2 GP2	CP3 GP3	CP4 GP4	CP5 GP5	
Ref. plane	RRR LRR	CR1 GR1 LR1	CR2 GR2 LR2	CR3 GR3 LR3	CR4 GR4 LR4	CR5 GR5 LR5	
line 1		R11 L11	C12 G12 L12	C13 G13 L13	C14 G14 L14	C15 G15 L15	LLEV=1 parameter only
line 2			R22 L22	C23 G23 L23	C24 G24 L24	C25 G25 L25	
line 3				R33 L33	C34 G34 L34	C35 G35 L35	
					R44 L44	C45 G45 L45	
line 5						R55 L55	

Figure 88 ELEV=2 Model Keywords for Conductor PLEV=1

All precomputed parameters default to zero except CEXT, which is not used unless it is defined. The units are standard MKS in every case, namely:

Table 38Precomputed Model Parameters

Parameter	Units
capacitance	F/m
inductance	H/m
conductance	mho/m
resistance	ohm/m

The following are four additional parameters, LLEV (which defaults to 0), CEXT, and GPR:

- LLEV=0 reference plane conductor is resistive only (default).
- LLEV=1 reference plane inductance is included as well as common mode inductance and capacitance to SPICE ground for all conductors.
- CEXT external capacitance from the reference plane to SPICE ground.
 When CEXT is specified, it overrides CPR.
- GPR conductance to circuit ground; is zero except for immersion in a conductive medium.

Conductor Width Relative to Reference Plane Width

For the precomputed lossy U model (ELEV=2), the conductor width must be smaller than the reference plane width, which makes the conductor inductance smaller than the reference plane inductance. If the reference plane inductance is greater than the conductor inductance, simulation reports an error.

Alternative Multi-conductor Capacitance/Conductance Definitions

Three different definitions of capacitances and conductances between multiple conductors are currently used. In this manual, relationships are written explicitly only for various capacitance formulations, but they apply equally well to corresponding conductance quantities, which are electrically in parallel with the capacitances. The symbols used in this section, and where you are likely to encounter these usages, are:

- CXY: branch capacitances, input, and circuit models.
- Cjk: Maxwell matrices for capacitance, multiple capacitor stamp for MNA (modified nodal admittance) matrix, which is a SPICE and HSPICE internal. Also the output of some field solvers.
- CX: capacitance with all conductors except X grounded. The output of some test equipment.
- GXY, Gjk, GX: conductances corresponding to above capacitances

The following example uses a multiple conductor capacitance model, a typical U model transmission line. The U -element supports up to five signal conductors plus a reference plane, but the three conductor case, Figure 89 on page 258, demonstrates the three definitions of capacitance. The branch capacitances are specified in HSPICE notation.

Chapter 5: Modeling Ideal and Lumped Transmission Lines Interconnect Simulation




Figure 89 Single-Lump Circuit Capacitance

The branch and Maxwell matrices are completely derivable from each other. The "O.C.G." ("other conductors grounded") matrix is derivable from either the Maxwell matrix or the branch matrix. Thus:

$$CX = \sum CXY$$

 $X \neq Y$

Equation 64

Cjk = CX on diagonal

= -CXY off diagonal

The matrices for the example given above provide the following "O.C.G." capacitances:

C1 = CR1 + C12 + C13 C2 = CR2 + C12 + C23 C3 = CR3 + C13 + C23CR = CR1 + CR2 + CR3 + CPR

Also, the Maxwell matrix is specified as:

Equation 65
$$Cjk = \begin{bmatrix} CR & -CR1 & -CR2 & -CR3 \\ -CR1 & C1 & -C12 & -C13 \\ -CR2 & -C12 & C2 & -C23 \\ -CR3 & -C13 & -C23 & C3 \end{bmatrix}$$

The branch capacitances also may be obtained from the Maxwell matrices. The off-diagonal terms are the negative of the corresponding Maxwell matrix component. The branch matrix terms for capacitance to circuit ground are the sum of all the terms in the full column of the maxwell matrix with signs intact:

```
CPR = sum (Cjk), j=R, k=R:3
CP1 = sum (C1k), j=1, k=R:3
CP2 = sum (C2k), j=2, k=R:3
CP3 = sum (C3k), j=3, k=R:3
```

CP1, ... CP5 are not computed internally with the geometric (ELEV=1) option, although CPR is. This, and the internally computed inductances, are consistent with an implicit assumption that the signal conductors are completely shielded by the reference plane conductor. This is true, to a high degree of accuracy for stripline, coaxial cable, and shielded twinlead, and to a fair degree for MICROSTRIP. If accurate values of CP1 and so forth are available from a field solver, they can be used with ELEV=2 type input.

If the currents from each of the other conductors can be measured separately, then all of the terms in the Maxwell matrix may be obtained by laboratory experiment. By setting all voltages except that on the first signal conductor equal to 0, for instance, you can obtain all of the Maxwell matrix terms in column 1.

	IR	CR -CR1 -CR2 -CR3	0.0	-CR1
Equation 66	<i>I</i> 1	-CR1 $C1$ $-C12$ $-C13$ $.$ iw .	$\left 1.0 \right = jw \cdot$	<i>C</i> 1
Equation de	<i>I</i> 2	-CR2 - C12 C2 - C23	0.0	- <i>C</i> 12
	<i>I</i> 3	<i>–CR3 –C13 –C23 C3</i>	0.0	-C13

The advantage of using branch capacitances for input derives is that only one side of the off-diagonal matrix terms are input. This makes the input less tedious and provides fewer opportunities for error.

Measured Parameters (ELEV=3)

When measured parameters are specified in the input, the program calculates the resistance, capacitance, and inductance parameters using TEM

transmission line theory with the LLEV=0 option. If redundant measured parameters are given, the program recognizes the situation, and discards those which are usually presumed to be less accurate. For twinlead models, PLEV=3, the common mode capacitance is one thousandth of that for differential-mode, which allows a reference plane to be used.

The ELEV=3 model is limited to one conductor and reference plane for PLEV=1.

Name (Alias)	Units	Default	Description
PLEV			1: planar 2: coax 3: twinlead
ZK	ohm	calc	Characteristic impedance
VREL	—	calc	Relative velocity of propagation (delen / (delay \cdot clight))
DELAY	sec	calc	Delay for length delen
CAPL		1.0	Linear capacitance in length clen
AT1		1.0	Attenuation factor in length atlen. Use dB scale factor when specifying attenuation in dB.
DELEN	m	1.0	Unit of length for delay (for example, ft.)
CLEN	m	1.0	Unit of length for capacitance
ATLEN	m	1.0	Unit of length for attenuation
FR1	Hz	req.	Frequency at which AT1 is valid. Resistance is constant below FR1, and increases as $\sqrt{(\text{frequency})}$ above FR1.

Table 39Measured Parameters

Parameter Combinations You can use several combinations of measured parameters to compute the L and C values used internally. The full parameter set is redundant. If you input a redundant parameter set, the program discards those that are presumed to be less accurate. Table 41 on page 261 shows how each of seven possible parameter combinations are reduced, if need be, to a unique set and then used to compute C and L.

Three different delays are used in discussing transmission lines:

Table 40 Delays Used with Transmission Lines

Delay	Description
DELAY	U Model input parameter that is the delay required to propagate a distance "dlen"
TD	T-element input parameter signifying the delay required to propagate one meter
TDeff	Internal variable, which is the delay required to propagate the length of the transmission line T -element or U -element.

Table 41Lossless Parameter Combinations

Input Parameters	Basis of Computation
ZK, DELAY, DELEN, CAPL, CLEN	Redundant. Discard CAPL and CLEN.
ZK, VREL, CAPL, CLEN	Redundant. Discard CAPL and CLEN.
ZK, DELAY, DELEN	VREL=DELEN/(DELAY · CLIGHT)
ZK and VREL	C=1/(ZK · VREL · CLIGHT) L=ZK/(VREL · CLIGHT)
ZK, CAPL, CLEN	C=CAPL/CLEN L=C · ZK ²
CAPL, CLEN, DELAY, DELEN	VREL=DELEN/(DELAY · CLIGHT)
CAPL, CLEN, VREL	LC=CAPL/CLEN LL=1/(C · VREL ² · CLIGHT ²)

Loss Factor Input You can specify the attenuation per unit length as either an attenuation factor or a decibel attenuation. Because the data might be available either as input/output or output/input, decibels greater than 0, or factors greater than 1 are assumed to be input/output. The following example

shows the four ways that one may specify that an input of 1.0 is attenuated to an output of 0.758.

AT1 Input	Computation of attenuation factor and linear resistance
AT1 = -2.4dB	$v(out)/v(in) = 0.758 = 10^{(+AT1/20)}$ (for dB < 0)
AT1 = +2.4dB	$v(out)/v(in) = 0.758 = 10^{(-AT1/20)}$ (for dB > 0)
AT1 = 1.318	v(out)/v(in) = 0.758 = 1/AT1 (for ATI < 1)
AT1 = 0.758	v(out)/v(in) = 0.758 = AT1 (for ATI > 1)

Table 42Input Attenuation Variations

The attenuation factor is used to compute the exponential loss parameter and linear resistance.

Equation 67 $\alpha = \frac{ln((v(in))/(v(out)))}{ATlin}$ Equation 68 $LR = 2 \cdot \alpha \cdot \sqrt{(LL)/(LC)}$

U-element Examples

The following examples show the results of simulating a stripline geometry using the U Model in a PCB scale application and in an IC scale application.

Three Coupled Lines, Stripline Configuration

Figure 90 on page 263 shows three coupled lines in a stripline configuration on an FR4 printed circuit board. A simple circuit using three coupled striplines is shown in Figure 91 on page 263.






Figure 90 Three Coupled Striplines (PCB Scale)





This example is based on demonstration netlist stripline.sp, which is available in directory \$<installdir>/demo/hspice/tline:

Chapter 5: Modeling Ideal and Lumped Transmission Lines Interconnect Simulation

```
* Stripline circuit
.Tran 50ps 7.5ns
.OPTION Post NoMod Accurate Probe Method=Gear
VIN 12 0 PWL 0 0v 250ps 0v 350ps 2v
L1 14 11 2.5n
C1 14 0 2p
Tin 14 0 10 0 ZO=50 TD=0.17ns
Tfix 13 0 11 0 ZO=45 TD=500ps
RG 12 13 50
RLD1 7 0 50
C2 1 0 2p
U1 3 10 2 0 5 1 4 0 USTRIP L=0.178
T6 2 0 6 0 ZO=50 TD=0.17ns
T7 1 0 7 0 ZO=50 TD=0.17ns
T8 4 0 8 0 ZO=50 TD=0.17ns
R2 6 0 50
R3 3 0 50
R4 8 0 50
R5 5 0 50
.Model USTRIP U LEVEL=3 PLev=1 Elev=1 Dlev=2 Nl=3 Ht=381u
+ Wd=305u Th=25u Sp=102u Ts=838u Kd=4.7
.Probe v(13) v(7) v(8) v(6)
.End
```

Figure 92, Figure 93, and Figure 94 show the main line and crosstalk responses. The rise time and delay of the waveform are sensitive to the skin effect frequency, since losses reduce the slope of the signal rise. The main line response shows some differences between simulation and measurement. The rise time differences are due to layout parasitics and the fixed resistance model of skin effect. The differences between measured and simulated delays are due to errors in the estimation of dielectric constant and the probe position.




Figure 92 Measured versus Computed Through-Line Response

The gradual rise in response between 3 ns and 4 ns is due to skin effect. During this period, the electric field driving the current penetrates farther into the conductor so that the current flow increases slightly and gradually. This affects the measured response as shown for the period between 3 ns and 4 ns.

Figure 93 shows the backward crosstalk response. The amplitude and delay of this backward crosstalk are very close to the measured values. The risetime differences are due to approximating the skin effect with a fixed resistor, while the peak level difference is due to errors in the LC matrix solution for the coupled lines.




Figure 93 Measured Versus Computed Backward Crosstalk Response






Figure 94 Measured Versus Computed Forward Crosstalk Response

Figure 94 shows the forward crosstalk response. This forward crosstalk shows almost complete signal cancellation in both measurement and simulation. The forward crosstalk levels are about one tenth the backward crosstalk levels. The onset of ringing of the forward crosstalk has reasonable agreement between simulation and measurement. However, the trailing edge of the measured and simulated responses differ. The measured response trails off to zero after about 3 ns, while the simulated response does not trail down to zero until 6 ns. Errors in simulation at this voltage level can easily be due to board layout parasitics that have not been included in the simulation.

Simulation methods can have a significant effect on the predicted waveforms. Figure 95 shows the main line response at Node 7 of Figure 91 on page 263 as the integration method and the number of lumped elements change. With the recommended number of lumps, 20, the Trapezoidal integration method shows a fast risetime with ringing.

The Gear integration method shows a fast risetime and a well damped response. When the number of lumped elements changes to 3, both Trapezoidal and Gear methods show a slow risetime with ringing. In this situation, the Gear method with 20 lumps gives the more accurate simulation.





Three Coupled Lines, Sea of Dielectric Configuration

This example shows the U -element analytic equations for a typical integrated circuit transmission line application. Three 200μ m-long aluminum wires in a silicon dioxide dielectric are simulated to examine the through-line and coupled line response.

The U model uses the transmission line geometric parameters to generate a multisection lumped-parameter transmission line model. Use a single U - element statement to create an internal network of three 20-lump circuits.

Figure 96 shows the IC-scale coupled line geometry.

Figure 96 Three Coupled Lines with One Reference Plane in a Sea of Dielectric (IC Scale)




Figure 97 shows one lump of the lumped-parameter schematic for the threeconductor stripline configuration of Figure 96. This internal circuitry represents one U -element instantiation. Internal elements are described in Simulation Output on page 272




Figure 97 Schematic for Three Coupled Lines with One Reference Plane

Figure 98 on page 270 shows a schematic using the U -element of Figure 97. In this simple circuit, a pulse drives a three-conductor transmission line source terminated by 50Ω resistors and loaded by 1pF capacitors.




Figure 98 Schematic Using the Three Coupled Lines U Model

The input file for the U -element solution is shown below.

This example is based on demonstration netlist uele.sp, which is available in directory \$<installdir>/demo/hspice/tline:

```
*The input file for the U Element solution
.Tran 0.1ns 20ns
.OPTION Post Accurate NoMod Brief Probe
Vss Vss 0 0v
Rss Vss 0 1x
vIn1 In1 Vss Pwl Ons Ov 11ns Ov 12ns 5v 15ns 5v 16ns Ov
rIn1 In1 In10 50
rIn2 Vss In20 50
rIN3 Vss In30 50
ul In10 In20 In30 Vss Out1 Out2 Out3 Vss IcWire L=200um
cIn1 Out1 Vss 1pF
cIn2 Out2 Vss 1pF
cIn3 Out3 Vss 1pF
.Probe v(Out1) v(Out2) v(Out3)
.Model IcWire U LEVEL=3 Dlev=0 Nl=3 Nlay=2 Plev=1 Elev=1
+ Llev=0 Ht=2u Wd=5u Sp=15u Th=1u Rho=2.8e-8 Kd=3.9
.End
```

The U -element uses the conductor geometry to create length-independent RLC matrices for a set of transmission lines. You can then input any length, and simulation computes the number of circuit lumps that are required.

Figure 99, Figure 100 and Figure 101 show the through and coupled responses, computed using U -element equations.




Figure 100 shows the nearest coupled line response. This response occurs only during signal transitions.




Figure 100 Computed Nearest Coupled-Line Response

Figure 101 shows the third coupled line response. The predicted response is about 1/100000 of the main line response.




Figure 101 Computed Furthest Coupled-Line Response

By default, simulation prints the model values, including the LCRG matrices for the U -element. All of the printed LCRG parameters are identified in the following section.

Simulation Output

The listing below is part of the output from a simulation using the HSPICE input deck for the IcWire U model. Descriptions of the parameters specific to U - elements follows the listing. (Parameters not listed in this section are described in Table 32 on page 241 and Table 33 on page 243.)

IcWire Output Section

*** mod	el name:	0:icv	wire	*	* * *			
names	values	units	names	values	units	names	values	units
u-m	odel cont	rol para	ameters					
maxl=	20.00	#lumps	wlump=	20.00		elev=	1.00	
plev=	1.00		llev=	0.		nlay=	2.00	#layrs
nl=	3.00	#lines	nb=	1.00	#refpl			
beg	in type s	specific	paramet	ers				
dlev=	0.	#	kd=	3.90		corkd=	1.00	
sig=	0.	mho/m	ho=	28.00	n ohm*m	rhob=	28.00	n ohm*m
th=	1.00u	meter	thb=	1.42u	meter	skin=	10.31u	meter
skinb=	10.31u	meter	wd2	5.00u	meter	ht2	2.00u	meter
th2	1.00u	meter	spl	15.00u	meter	wd3	5.00u	meter
ht3	2.00u	meter	th3	1.00u	meter	sp2	15.00u	meter
cr1=	170.28p	f/m	gr1=	0.	mho/m	111=	246.48n	h/m
cr2=	168.25p	f/m	gr2=	0.	ee	c12=	5.02p	f/m
g12=	0.	mho/m	112=	6.97n	h/m	122=	243.44n	h/m
cr3=	170.28p	f/m	gr3=	0.	mho/m	c13=	649.53f	f/m
g13=	0.	mho/m	113=	1.11n	h/m	c23=	5.02p	f/m
g23=	0.	mho/m	123=	6.97n	h/m	133=	246.48n	h/m
two	layer (s	skin and	core) p	arameter	s			
rrs=	1.12k	ohm/m	rrc=	0.	ohm/m	r1s=	5.60k	ohm/m
rlc=	0.	ohm/m	r2s=	5.60k	ohm/m	r2c=	0.	ohm/m
r3s=	5.60k	ohm/m	r3c=	0.	ohm/m			

Table 43 U -element Parameters

Parameter	Description
cij	Coupling capacitance from conductor i to conductor j (positive)
crj	Self-capacitance/m of conductor j to the reference plane
cpr	Capacitance of the reference plane to the HSPICE ground
gij	Conductance/m from conductor i to conductor j (zero if sig=0)
grj	Conductance/m from conductor j to the reference plane (0 if sig=0)

Parameter	Description
gpr	Conductance from the reference plane to the HSPICE ground, always=0
hti	Conductor i height above reference plane (only ht is input; all heights same)
lri	Inductance/m from conductor i to the reference plane
Irr	Inductance/m of the reference plane
lij	Inductance/m from conductor i to conductor j
ljj	Self-inductance/m of conductor j
rrc	Reference plane core resistance/m (if NLAY = 2, zero of skin depth > 90% of thb)
rrr	Resistance/m of the reference plane (if NLAY =1)
rrs	Skin resistance/m of the reference plane (if $NLAY = 2$)
ris	Skin resistance/m of conductor i (if NLAY = 2)
ric	Conductor i core resistance/m (if NLAY = 2, zero if skin depth > 50% of th)
rjj	Resistance/m of conductor j (if NLAY = 1)
skin	Skin depth
skinb	Skin depth of the reference plane
spi	Spacing between conductor i and conductor i +1 (only sp is input; same spacings)
thi	Thickness of conductor i (only th is input; all thicknesses are the same)
wdi	Width of conductor i (only wd is input-all widths are the same)


Table 43 U -element Parameters (Continued)

The total conductor resistance is indicated by rjj when NLAY=1, or by ris + ric when NLAY=2.

As shown in the next section, some difference between HSPICE and field solver results is to be expected. Within the range of validity shown in Table 34 on page 244 for the U model, simulation comes very close to field solver accuracy. In fact, discrepancies between results from different field solvers can be as large as their discrepancies with simulation. The next section compares some Synopsys physical circuit models to models derived using field solvers.

Capacitance and Inductance Matrices

Simulation places capacitance and inductance values for U -elements in matrix form, for example:



Equation 69


Table 44 shows the capacitance and inductance matrices for the three-line, buried microstrip IC-scale example shown in Figure 96 on page 269.


Table 44Capacitance and Inductance Matrices for the Three-Line, IC-ScaleInterconnect System

Capacitance (pF/m)	176 -5.02 -0.65 -5.02 178 -5.02 -0.65 -5.02 176
Inductance (nH/m)	246 6.97 1.11 6.97 243 6.97 1.11 6.97 246

The capacitance matrices in Table 44 are based on the admittance matrix of the capacitances between the conductors. The negative values in the capacitance matrix are due to the sign convention for admittance matrices. The inductance matrices are based on the impedance matrices of the self and mutual inductance of the conductors. Each matrix value is per meter of conductor length. The actual lumped values use a conductor length equal to the total line length divided by the number of lumps.

The above capacitance matrix can be related directly to the output of the ICscale example. Simulation uses the branch capacitance matrix for internal calculations. For the three-conductors in this example, Figure 102 on page 276 shows the equivalent capacitances in terms of simulation device model parameters.





The capacitances of Figure 102 are those shown in Figure 97 on page 269. The HSPICE nodal capacitance matrix of Table 44 is shown below by using the capacitance terms that are listed in the HSPICE output.

$$\begin{bmatrix} C_{R1} + C_{12} + C_{13} & -C_{12} & -C_{13} \\ -C_{12} & C_{R2} + C_{12} + C_{23} & -C_{23} \\ -C_{13} & -C_{23} & C_{R3} + C_{13} + C_{23} \end{bmatrix}$$

Off-diagonal terms are the negative of coupling capacitances (to conform to the sign convention).

The diagonal terms require some computation, for example:

 $\begin{array}{rcl} C_{11} &=& C_{R1} \;+\; C_{12} \;+\; C_{13} \\ &=& 170.28 \;+\; 5.02 \;+\; 0.65 \\ &=& 175.95, \; \text{or} \; 176 \; \text{pF/m} \end{array}$

Note that the matrix values on the diagonal in Table 44 on page 275 are large: they indicate self-capacitance and inductance. The diagonal values show close agreement among the various solution methods. As the coupling values become small compared to the diagonal values, the various solution methods give very different results. Third-line coupling capacitances of 0.65 pF/m, 1.2

pF/m, and 0.88 pF/m are shown in Table 44. Although the differences between these coupling capacitances seem large, they represent a negligible difference in waveforms because they account for only a very small amount of voltage coupling. Table 44 represents very small coupling because the line spacing is large (about seven substrate heights).

Table 45 on page 277 shows the parameters for the stripline in Figure 103 on page 277.





Figure 103 Stripline Geometry Used in MCM Technology



Capacitance (pF/m)	164.4
Inductance (nH/m)	236.5

Five Coupled Lines, Stripline Configuration

This example shows a five-line interconnect system in a PCB technology. Table 46 on page 278 shows the matrix parameters for the line configuration of Figure 104 on page 278.

Figure 104 Five Coupled Lines on a PCB




Table 46Capacitance and Inductance for the Five-Line PCB-ScaleInterconnect System

Capacitance (pF/m)	59 -19 -2.5 -0.8 -0.4 -19 69 -18 -2.2 -0.8 -2.5 -18 69 -18 -2.5 -0.8 -2.2 -18 69 -19 -0.4 -0.8 -2.5 -19 57
Inductance (nH/m)	676 309 179 116 81 309 641 297 174 116 179 297 637 297 179 116 174 297 641 309 81 116 179 309 676

U Model Applications

This section gives examples of use, and explains some of the aspects of ringing (impulse-initiated oscillation) in real and simulated transmission line circuits.

Data Entry Examples

Coax Geometry Entry (ELEV=1, PLEV=2) with ground reference (LLEV=1) and skin effect (NLAY=2):

```
uc in1 3 out1 4 wire2 l=1
.model wire2 u LEVEL=3 nlay=2 plev=2 elev=1 Llev=1
+ ra=1m rb=7.22m hgp=20m rho=1.7e-8 kd=2.5
```

```
Matrix Entry (ELEV=2):
```

```
ul Inl In2 In3 Vss Outl Out2 Out3 Vss Wire3 L=0.01
.model Wire3 U LEVEL=3 NL=3 Elev=2 Llev=0
+ rrr=1.12k r11=5.6k r22=5.6k r33=5.6k c13=0.879pF
+ cr1=176.4pF cr2=172.6pF cr3=176.4pF c12=4.7pF c23=4.7pF
+ L11=237nH L22=237nH L33=237nH L12=5.52nH L23=5.52nH
+ L13=1.34nH
```

Coax Measured Data Entry (ELEV=3, PLEV=2):

```
ul0 1 0 2 0 rg58 l=12
.model rg58 u LEVEL=3 plev=2 elev=3
+ zk=50 capl=30.8p clen=1ft vrel=0.66
+ fr1=100meg at1=5.3db atlen=100ft
```

Printed Circuit Board Models

Figure 105 on page 279 illustrates a small cross section of a six-layer printed circuit board. The top and bottom signal layers require a microstrip U model (DLEV=1), while the middle signal layers use a stripline U model (DLEV=2).




Figure 105 Six-Layer Printed Circuit Board

Important aspects of such a circuit board are:

- Trace impedance is difficult to control because of etch variation
- 6 mil effective trace widths
- 8 mil drawn widths
- 10 mil insulator thickness
- 1 ounce copper 1.3 mil thick
- Microstrip model TOP used for top and bottom
- Stripline model MID used for middle signal layers

Example:

Top and bottom layer model:

.MODEL TOP U LEVEL=3 ELEV=1 PLEV=1 TH=1.3mil HT=10mil KD=4.5 + DLEV=1 WD=8mil XW=-2mil

Middle layer model:

```
.MODEL MID U LEVEL=3 ELEV=1 PLEV=1 TH=1.3mil HT=10mil KD=4.5
+ DLEV=2 WD=8mil XW=-2mil TS=32mil
```

Coax Models

The following examples are for standard coax. These are obtained from commonly available tables. (The parameter fr1 is the frequency at which a specific amount of attenuation, at1, occurs for a specified length of coax, atlen.) Synopsys simulators accept dB (decibel) and ft. (foot) units.

Example:

.model +	rg9/u	u 7k=51	LEVEL=3 vrel=.66	plev=2	elev=3
+ *			at1=2.1db	atlen=100ft	
.model +	rg9b/u	u Zk=50	LEVEL=3 vrel=.66	plev=2	elev=3
+ *			at1=2.1db	atlen=100ft	
.model +	rg11/u	u Zk=75	LEVEL=3 vrel=.78	plev=2	elev=3
+ *		-	at1=1.5db	atlen=100ft	
.model +	rg11a/ı	ZK=75	LEVEL=3 vrel=.66	plev=2	elev=3
+ *		_	at1=1.9db		
.model +	rg54a/ı		vrel=.66	plev=2	elev=3
+ *	,	_	at1=3.1db		_
+	rg15/u		vrel=.66	plev=2	elev=3
+ *		_	at1=4.1db		1
+	rg53/u		vrel=.66	plev=2	elev=3
+ *	F0 (-	at1=4.1db		1 0
+	rg58a/ı	Zk=50	LEVEL=3 vrel=.66	plev=2	elev=3
+ *	FO (_	at1=5.3db		1 0
+	rg58C/l	Zk=50	LEVEL=3 vrel=.66		elev=3
+ *		_		atlen=100ft	
+	rg59b∕ı	Zk=75	LEVEL=3 vrel=.66	plev=2	elev=3
+ *		-	at1=3.75db	atlen=100ft	-]
+	rg62/u	u Zk=93	LEVEL=3 vrel=.84	plev=2	elev=3
+ *		fr1=100meg		atlen=100ft	_
.model	rg62b/ı	ıu	LEVEL=3	plev=2	elev=3

Chapter 5: Modeling Ideal and Lumped Transmission Lines Interconnect Simulation

Twinlead Models

Example:

.model	tw/sh	u	LEVEL=3	plev=3	elev=3
*		Shielded T	V type twinl	ead	
+		Zk=300	vrel=.698		
+		fr1=57meg	at1=1.7db	atlen=100ft	
*					
.model	tw/un	u	LEVEL=3	plev=3	elev=3
*		Unshielded	TV type twi	nlead	
+		Zk=300	vrel=.733		
+		fr1=100meq	at1=1.4db	atlen=100ft	

Two Coupled Microstrips

Figure 106 on page 283 shows two metal lines formed of the first aluminum layer of a modern CMOS process. The microstrip model assumes that the metal strips sit on top of a dielectric layer that covers the reference plane.




Figure 106 Two Coupled Microstrips Geometrically Defined as LSI Metallization

This example is based on demonstration netlist strip2.sp, which is available in directory \$<installdir>/demo/hspice/tline:

Chapter 5: Modeling Ideal and Lumped Transmission Lines

Interconnect Simulation

```
* file strip2.sp two microstrips coupled together
*.... the tests following use geometric/physical model
.option post acct list
* ...signal source
.tran 1ps 500ps
.param rx=56
* excitation volatge + prefilter
v1 np1 0 pwl 0.0s 0v 50ps 0v 60ps 1v
xri1 np1 ni1 rcfilt rflt=rx tdflt=1ps
* ... circuit definition
uel nil ni2 0 nol no2 noref ul l=9.0m
ri2 ni2 0 rx
rol nol noref rx
ro2 no2 noref rx
* ...model definition
.model u1 u level=3 plev=1 elev=1 nl=2
+ kd=3.5 xw=0.1u rho=17e-9 rhob=20e-9
+ wd=2.0u ht=2.0u th=0.8u sp=2.0u
+ llev=1 maxl=50
.end
```

Solving Ringing Problems with U-elements

Ringing oscillations at sharp signal edges may be produced by:

- Oscillations due to the simulator
- Oscillations due to lossy approximation of a transmission line (U-element)
- Signal reflections due to impedance mismatch

The primary reason for using a circuit simulator to measure high speed transmission line effects is to calculate how much transient noise the system contains and to determine how to reduce it to acceptable values.

Oscillations Due to Simulation Errors

The system noise results from the signal reflections in the circuit. It may be masked by noises from the simulator. Simulator noise must be eliminated in order to obtain reliable system noise estimates. The following sections describes ways to solve problems with simulator noise.

Timestep Control Error

The default method of integrating inductors and capacitors is trapezoidal integration. While this method gives excellent results for most simulations, it can lead to what is called trapezoidal ringing. This is numerical oscillations that look like circuit oscillations, but are actually timestep control failures. In particular, trapezoidal ringing can be caused by any discontinuous derivatives in the nonlinear capacitance models, or from the exponential charge expressions for diodes, BJTs, and JFETs.

Set the .OPTION METHOD=GEAR to change the integration method from trapezoidal. The GEAR method does not ring and, although it typically gives a slightly less accurate result, is still acceptable for transient noise analysis.

Incorrect Number of Element Lumps

Use the correct number of lumps in a lossy transmission line element. Too few lumps results in false ringing or inaccurate signal transmission, while too many lumps leads to an inordinately long simulation run.

Sometimes, as in verification tests, it is necessary to be able to specify the number of lumps in a transmission line element directly. The number of lumps in a lossy transmission line element can be directly specified, defaulted to an accuracy and limit based computation, or computed with altered accuracy and limit and risetime parameters.

Default Computation

In the default computation, LUMPS=1 until a threshold of total delay versus risetime is reached:

TDeff = RISETIME/20

- TDeff = total end-to-end delay in the transmission line element
- RISETIME = the duration of the shortest signal ramp as given in the statement:

.OPTION RISETIME = value

At the threshold, two lumps are used. Above the threshold, the number of lumps is determined by:

```
number of lumps = minimum of 20 or [1+(TDeff/RISETIME)*20]
```

The upper limit of 20 is applied to enhance simulation speed.

If the standard accuracy-based computation does not provide enough lumps, or if it computes too many lumps for simulation efficiency, you can use one of several methods to change the number of lumps on one or more elements:

- Specify LUMPS=value in the element statement.
- Specify .MODEL MAXL=value and .MODEL WLUMP=value.
- Specify a different RISETIME=value in an .OPTION statement.
- Specify LUMPS=value (direct specification)

Direct specification overrides the model and limit based computation, applying only to the element specified in the element statement as in the following example:

U35 n1 gnd n2 oref model lumps=31 L=5m

The preceding example specifies 31 lumps for an element of length 5 mm.

Specify MAXL and WLUMP (altered accuracy and limit parameters). You can alter the default computation for all the elements that refer to a particular model by specifying the MAXL and WLUMP model parameters (which would otherwise default to 20). In the nondefault case the number of lumps, the threshold, and the upper limit all would be changed:

```
lumps = min{MAXL, [1+(TDeff/RISETIME)*WLUMP]}
Threshold: TDeff = RISETIME/WLUMP
Upper lim: MAXL
```

Specify a different RISETIME parameter in the .OPTION statement. You can change the threshold and number of lumps computed for all elements of all models, reduce or increase the RISETIME analysis parameter. Note that care is required if RISETIME is decreased, because the number of lumps may be limited by MAXL in some cases where it was not previously limited.


Using a Multi-Stage RC Filter to Prevent Ringing

Artificial sources such as pulse and piecewise linear sources often are used to simulate the action of real output buffer drivers. Since real buffers have a finite cutoff frequency, a multistage filter can be used to give the ideal voltage source reasonable impedance and bandwidth.

You can place a multistage RC filter, shown below, between the artificial source and any U -element to reduce the unrealistic source bandwidth and, consequently, the unrealistic ringing. To provide as much realism as possible, the interposed RC filter and the PWL (piecewise linear) source must be designed together to meet the following criteria:

- Reduce the ringing to acceptable levels
- Preserve the realistic bandwidth of the source signal
- Provide a driver with any chosen impedance
- Provide accurately timed transient signals

Figure 107 Circuit Diagram of an RC Filter



Example:

```
.MACRO RCFNEW in out gnd ref RFLT=50 TDFLT=100n
*
      Begin RCFILT.inc (RC filter) to smooth and match pulse
*
      sources to transmission lines. User specifies impedance
*
      (RFLT) and smoothing interval (TDFLT). TDFLT is usually
*
      specified at about .1*risetime of pulse source.
*
*
     cutoff freq, total time delay; and frequency dependent
*
      impedance and signal voltage at "out" node
* smoothing period = TDFLT....(equivalent boxcar filter)
* delay= TDFLT
* fc=2/(pi*TDFLT).....(cutoff frequency)
* Zo~ RFLT*(.9 + .1/sqrt(1 + (f/fc)<sup>2</sup>)
     V(out)/V(in) = [1 / sqrt(1 + (f/fc)^2)]^4
.PARAM TD1S='TDFLT/4.0'
RF1 in n1 `.00009*RFLT'
RF2 n1 n2 `.0009*RFLT'
RF3 n2 n3 `.009*RFLT'
RF4 n3 n4 '.09*RFLT'
Rout n4 out '.90*RFLT'
.PARAM CTD='TD1S/(.9*RFLT)'
CF1 n1 0 `10000*CTD'
CF2 n2 0 `1000*CTD'
CF3 n3 0 `100*CTD'
CF4 n4 0 `10*CTD'
.EOM
```

From the comments embedded in the macro, the output impedance varies from RFLT in the DC limit to 3% less at FC and 10% less in the high frequency limit.

 $(RFLT|_{DC} = 0.99999 \cdot RFLT)$

 $RFLT|_{EC} = 0.97 \cdot RFLT$

Therefore, setting RFLT to the desired driver impedance gives a reasonably good model for the corrected driver impedance. TDFLT is generally set to 40% of the voltage source risetime.


```
* excitation voltage + prefilter
V1 np1 0 PWL 0.0s 0v 50ps 0v 60ps 1v
xrI1 NP1 NI1 RCFNEW rflt=rx tdflt=4ps
```

Note:

RCFNEW is an automatic include file named *\$installdir*/parts/behave/ rcfilt.inc, where *\$installdir* is the installation directory.

Figure 108 shows the input and output voltages for the filter.

Figure 108 Multistage RC Filter Input and Output



Signal Reflections Due to Impedance Mismatch

The effect of impedance mismatch is demonstrated in the following example. This circuit has a 75 ohm driver, driving 3 inches of 8 mil wide PCB (middle layer), then driving 3 inches of 16 mil wide PCB.

Figure 109, and Figure 110 on page 290, and Figure 111 on page 291, show operational characteristics of such a circuit. The first steady value of impedance is 75 ohms, which is the impedance of the first transmission line section. The input impedance falls to 56 ohms after about 2.5ns when the negative reflection from the nx1 node reaches nil. This TDR displays one idiosyncrasy of the U -element. The high initial value of Zin (TDR) is due to the fact that the input element of the U -element is inductive. The initial TDR spike

can be reduced in amplitude and duration by simply using a U -element with a larger number of lumped elements.






Figure 109 Mathematical Transmission Line Structure








Figure 111 Impedance from TDR at Input

This example is based on demonstration netlist strip1.sp, which is available in directory *\$installdir*/demo/hspice/tline:

Chapter 5: Modeling Ideal and Lumped Transmission Lines Transmission Line Theory

```
* file strip1.sp two series microstrips (8mil wide & 16mil)
* drive 3 inches of 8mil middle layer pcb, series connected to
* 3 inches of 16mil wide middle layer pcb, 500ns risetime driver
*.... the tests following use geometric/physical model
.option post acct list
* ...signal source
.tran 20ps 4ns
.probe tdr=par('v(ni1)/i(ue1)')
.param r8mil=75 r16mil=56
* excitation volatge + prefilter
v1 np1 0 pwl 0.0s 0v 500ps 0v 1n 1v
xri1 np1 ni1 rcfilt rflt=r8mil tdflt=50ps
* ...circuit definition
ue1 ni1 0 nx1 0 u1 l=3000mil
ue2 nx1 0 no2 0 u2 l=3000mil
ro2 no2 0 r16mil
* ...model definition -- 8mil middle metal layer of a copper pcb
.model u1 u level=3 plev=1 elev=1 nl=1
+ th=1.3mil ht=10mil ts=32mil kd=4.5 dlev=0
+ wd=8mil xw=-2mil
* ...model definition -- 16mil middle metal layer of a copper pcb
.model u2 u level=3 plev=1 elev=1 nl=1
+ th=1.3mil ht=10mil ts=32mil kd=4.5 dlev=0
+ wd=16mil xw=-2mil
.end
```


Transmission Line Theory


This section:

- Discusses how the discrete lumped model of the U -element transmission line explains characteristic impedance and transmission velocity.
- Uses the concepts of self and mutual inductance to explain crosstalk.
- Describes rules of thumb for various types of clock pulses.
- Discusses the sources of transmission line attenuation.

Lossless Transmission Line Model

As a signal propagates down the pair of conductors, each new section acts electrically as a small lumped circuit element. In its simplest form, called the lossless model, the equivalent circuit of a transmission line has just inductance and capacitance. These elements are distributed uniformly down the length of the line as shown in Figure 112.





From this electrical circuit model, the two important terms that characterize a transmission line can be derived: the velocity of a signal (v) and the characteristic impedance (Z_0).

$$v = \frac{1}{\sqrt{L_L C_L}}$$
 and $Z_0 = \sqrt{\frac{L_L}{C_L}}$


- L_L = inductance per length
- C_L = capacitance per length


This is the basis for the T-element. It accounts for a characteristic impedance (Z_0) and a time delay (TD). The time delay depends on the distance (d)

between the two ends of the transmission line: $TD = \frac{d}{v}$

Lossy Transmission Line Model

When loss is significant, the effects of the series resistance (R) and the dielectric conductance (G) should be included. Figure 113 on page 293 shows the equivalent circuit model of a lossy transmission line with distributed "lumps" of R, L, and C -elements.





The U -element is the equivalent circuit model for the lossy transmission line. In a transient simulation, the U -element automatically accounts for frequencydependent characteristic impedance, dispersion (frequency dependence in the velocity), and attenuation.

The most common types of transmission line cross sections are microstrip, stripline, coax, wire over ground, and twisted pair. There is no direct relationship between cross section, velocity of propagation, and characteristic impedance.

In a balanced transmission line, the two conductors have similar properties and are electrically indistinguishable. For example, each wire of a twisted pair has the same voltage drop per length down the line The circuit model for each wire has the same resistance capacitance and inductance per length.

This is not the case with a microstrip line or a coaxial cable. In those structures, the signal conductor has a larger voltage drop per length than the other conductor. The wide reference plane in a microstrip or the larger diameter shield in a coax have lower resistance per length and lower inductance per length than the signal line. The equivalent circuit model for unbalanced lines typically assumes the resistance and inductance per length of the ground path is zero and all the voltage drop per length is on the signal conductor. Even though the inductance of the reference plane is small, it can play a significant role when there are large transient currents.

Impedance

The impedance of a device (Z) is defined as the instantaneous ratio of the voltage across the device (V) to the current through it: $z = \frac{V}{r}$

Impedance of Simple Lumped Elements

The impedance of a device can be thought of as the quality of the device that causes it to transform a current through it into a voltage across it: v = ZI

The admittance (Y) is less often used to characterize a device. It is the inverse of the impedance: $Y = \frac{1}{Z} = \frac{I}{V}$

There are three ideal circuit elements used to describe passive components: a resistor, a capacitor, and an inductor. They are defined by how they interact with voltage across them and current though them:

Resistor with resistance (R): V = IR

Capacitor with capacitance (C): $I = c \frac{dV}{dt}$

Inductor with inductance (L): $V = L \frac{dI}{dt}$

When the voltage or current signals are time dependent, the impedance of a capacitive or inductive element is a very complicated function of time. You can simulate it, but it is difficult to build an intuitive model.

The impedance of a capacitor rotates the phase of the current 90° in the negative or direction to generate the voltage across the capacitor. The impedance of an inductor rotates the current 90° in the positive direction to generate the voltage across the inductor. For a resistor, the current and voltage have the same phase.

In the frequency domain when all signals are sine waves in the time domain, the impedance of a capacitor and an inductor is frequency dependent, decreasing with frequency for a capacitor and increasing with frequency for an inductor. The impedance of a resistor is constant with frequency.

In the real world of finite dimensions and engineered materials, ideal circuit elements have associated parasitics, which cause them to behave in complex ways that are very apparent at high frequencies.

Characteristic Impedance

A controlled impedance transmission line is a pair of conductors that have a uniform cross section and uniform distribution of dielectric materials down their length. A short segment, Δx of the transmission line has a small capacitance associated with it, ΔC , which is the capacitance per length, C_1 , times the Δx :

 $\Delta C = C_L \Delta x$

When a voltage signal is introduced at one end, the voltage between the conductors induces an electric that propagates the length of the line at the speed of light in the dielectric. As the voltage signal moves down the line, each new section of line charges up. The new section of line, $_{\Delta}x$, is charged up in a time $^{\Delta}t$:

$$\Delta t = \frac{\Delta x}{v}$$

If the voltage (V) moves down the line at a constant speed, and the capacitance per length is uniform through the line, then the constant voltage applied to the front end draws a constant charging current (I):

Equation 70
$$I = \frac{\Delta Q}{\Delta t} = \frac{\Delta CV}{\Delta t} = \frac{C_L \Delta xV}{\Delta t} = C_L vV$$

This constant voltage with constant current has the behavior of a constant impedance (Z):

Equation 71
$$Z = \frac{V}{I} = \frac{V}{C_L v V} = \frac{1}{C_L v}$$

The impedance is determined by the speed of the signal and the capacitance per length of the pair of conductors, both intrinsic properties of the line. This intrinsic impedance is termed the characteristic impedance of the line (Z_0).

If a measurement is made at one end of the line in a short time compared to the round trip time delay, the line behaves as a resistor with a resistance equal to the characteristic impedance of the line. Transmission line effects are only important when rise times are comparable or shorter than the round trip time delay.

For example, if the rise time of a device is 1 ns, and it drives an interconnect trace in FR4 which is longer than three inches, the load on the device during the risetime is purely resistive. For CMOS devices, which are used to drive high resistance loads, the typical 50 ohm resistance they see initially can significantly distort the waveform from what is expected.

It is only during the initial surge of the voltage that a transmission line behaves as a constant impedance with a value equal to its characteristic impedance. For this reason the characteristic impedance of a line is also called the surge impedance. The surge time during which the impedance is constant is the round trip time of flight or twice the time delay. Reflections from the far end complicate the electrical behavior of the line after the surge time. The instantaneous impedance measured at the front end of a transmission line is a complicated function of time. It depends on the nature of the terminations at the far end. When the line is shunted to ground with a resistor of value equal to the characteristic impedance of the line, there is no reflection back, and the front end of the line behaves as a resistive load. When the termination at the far end is open, the impedance at the front end starts out at the characteristic impedance and eventually, after multiple reflections, approaches an infinite impedance. During some periods the instantaneous impedance may be zero. These transient effects are fully simulated with T-elements and U -elements.

Inductance

This section gives an operation definition of inductance and explains the differences between mutual and subtle inductance.

Mutual Inductance and Self Inductance

The most confusing, subtle, and important parameter in high-speed packaging and interconnect design is inductance. It plays a key role in the origin of simultaneous switching noise, also called common ground inductance, and a key role in crosstalk between transmission line structures.

Operational Definition of Inductance

Consider an inductor to be any section of circuit element which carries current: an interconnect trace, a ground plane, a TAB lead frame, a lead in a DIP package, the lead of a resistor or a pin in a connector. An inductor does not have to be a closed circuit path, but can be a small section of a circuit path.

A changing current passing through an inductor generates a voltage drop. The magnitude of the voltage drop (ΔV) for an inductance (L) and change in current (dl/dt) is:

Equation 72 $\Delta V = L \frac{dI}{dt}$

This definition can always be used to evaluate the inductance of a section of a circuit. For example, with two long parallel wires, each of radius (r) and a center-to-center separation s, you can measure the voltage drop per length for one of the wires when a changing current dl/dt flows through one wire and back through the other. The induced voltage per length on one of the wires is:

Chapter 5: Modeling Ideal and Lumped Transmission Lines

Transmission Line Theory

$$V_L = \frac{\mu_0}{2\pi} Ln \left(\frac{s}{r} - \frac{r}{s}\right) \frac{dI}{dt}$$
 [V in mV/inch, I in mA, t in ns]

From this expression, the effective inductance per length of a wire is:

$$L_L = \frac{\mu_0}{2\pi} Ln\left(\frac{s}{r} - \frac{r}{s}\right) \approx 5Ln\left(\frac{s}{r}\right)(s \gg r) \quad [nH/inch]$$

Mutual Inductance

A second effect also is important: the induced voltage from currents that are adjacent to, but not in, the same circuit path. This is caused by the mutual inductance between two current elements. A section of conductor in a circuit, labeled 1, may have an induced voltage generated across it because of currents not in circuit 1, but from circuits 2, 3, and 4.

The voltage generated across the section of circuit 1, V_1 , is given in its general form by:

Equation 73
$$V_1 = L_{11} \frac{dI_1}{dt} + L_{12} \frac{dI_{12}}{dt} + L_{13} \frac{dI_3}{dt} + L_{14} \frac{dI_4}{dt}$$

The notation for mutual inductance (L_{ab}) is related to the induced voltage on circuit element a, from the current element, b. In some texts, the symbol used is M, rather than L. The special case of the induced voltage on a circuit element from its own current (L_{aa}) is called self inductance.

Mutual inductance relates to the magnitude of induced voltage from an adjacent current. The magnitude of this voltage depends on the flux linkages between the two circuit elements.

Self Inductance

The self inductance of an isolated single trace is a well-defined, absolute mathematical quantity, but not a measurable physical quantity. There is always a return current path somewhere, and the mutual inductance from this return current path induces a voltage on the circuit element that subtracts from the self inductance. Self inductance can never be measured or isolated, independent of a mutual inductance of a return current path.

In the example above of two long parallel wires, the measured inductance per length (L_L) of one wire is neither the self inductance nor the mutual inductance

of the wire. It is a combination of these two terms. If the universe contained just the two wires, the measured voltage drop per length would be:

Equation 74
$$V_L = L_{11} \frac{dI_1}{dt} - L_{12} \frac{dI_1}{dt} = (L_{11} - L_{12}) \frac{dI_1}{dt} = L_L \frac{dI_1}{dt}$$

The minus sign reflects the opposite directions of the currents I_1 and I_2 . Operationally, when the inductance per length of one wire is measured, what is really measured is the difference between its self inductance and the mutual inductance of the return path. Because of this effect, it is clear that the nature of the return path greatly influences the measured inductance of a circuit element.

Reference Plane Return Paths

The capacitance per length (CL) of any planar transmission line is:

$$C_L = \frac{85}{Z_0} \sqrt{\varepsilon_r}$$
 [pF/inch]

The inductance per length of the signal line (L_L) is:

 $L_L = 0.085 Z_0 \sqrt{\varepsilon_r}$ [nH/inch]

This is the self inductance of the signal line, minus the mutual inductance of the return current in the reference plane.

For example, the inductance per length of a transmission line with characteristic impedance of 50 ohms in an FR4 printed circuit board is 9.6 nH/ inch. The capacitance per length is 3.8 pF/inch.

In the equivalent circuit of a lossless transmission line, the series inductance per length is 9.6 nH/inch, and the shunt capacitance to ground is 3.8 pF/inch.

In the notation of the U -element for an ELEV=2 (RCLK equivalent model) and a PLEV=1 (microstrip cross section), the parameters to model this lossless transmission line are

C11 = 3.8 pF/inch, L11 = 9.6 nH/inch

The LLEV=0 parameter simplifies the inductance problem by automatically calculating the inductance of the line as the difference between the self inductance of the line and the mutual inductance of the return signal path.

In many texts, the term L11 is generically used as the self inductance. LLEV=1 assumes a circuit ground point, separate from the reference plane of the transmission line. Thus the LLEV=1 option includes an approximation to the

self inductance of both the signal conductor and the reference plane, while LLEV=0 assumes a reference plane return current.

Crosstalk in Transmission Lines

When there are adjacent transmission lines, for instance line 2 and line 3, the coupling capacitance and inductance between them and the quiet line, line 1, lead to crosstalk.

In the notation of the Synopsys transmission line models, the voltage per length on transmission line 1, V_1 , including the mutual inductance to lines 2 and 3 is:

Equation 75 $V_1 = L11 \frac{dI_1}{dt} + L12 \frac{dI_2}{dt} + L13 \frac{dI_3}{dt}$

LLEV=0 simplifies the inductance analysis by automatically including the effects of the return current path. The first inductance term (L11) is the inductance per length of the transmission line (1) including the self inductance of the line and the mutual inductance of the return ground path.

The second term, the coupling inductance of the second transmission line (L12), includes the mutual inductance of the second signal line and the mutual inductance of the return current path of the second line. Because these two currents are in opposite directions, the mutual inductance of the pair is much less than the mutual inductance of just the second signal trace alone.


The third term (LL13) includes the mutual inductance of the signal path in the third transmission line and the mutual inductance of its return path through the reference plane.

The coupling inductances (L12 and L13) include the mutual inductances of the adjacent signal lines and their associated return paths. They are more than the mutual inductance of the adjacent traces. This is equivalent to the operational inductances that you can measure with a voltmeter and a dl/dt source.

Risetime, Bandwidth, and Clock Frequency

In the time domain, a clock waveform can be described in terms of its period (T_{clock}), its frequency (F_{clock}), and a risetime (τ_{edge}). Figure 114 illustrates these features.

Figure 114 Clock Waveform



The risetime is typically the time between the 10% to 90% points.

To describe this waveform in terms of sine wave components, the highest sine wave frequency required (the bandwidth, BW) depends on the risetime. As the bandwidth increases and higher sine wave frequency components are introduced, the risetime of the reconstructed waveform decreases. The bandwidth of a waveform is determined by the fastest risetime it contains. The risetime and bandwidth are related by:

Equation 76
$$BW = \frac{0.35}{\tau_{edge}}$$
 or $\tau_{edge} = \frac{0.35}{BW}$

The risetime of a clock waveform and the clock period are only indirectly related. The risetime of a system is determined by the output driver response and the characteristics of the packaging and interconnect. In general, the risetime is made as long as possible without degrading the clock period.

Without specific information about a system, it is difficult to know the precise risetime, given just the clock frequency or period. In a fast system such as an oscillator with only one gate, the period might be two times the risetime:

Equation 77 $T_{period} \approx 2\tau_{edge}$

For a complex system such as a microprocessor board, the period might be 15 times as long as the risetime:

Equation 78 $T_{period} \approx 15 \tau_{edge}$

In each case, the bandwidth is always related to the risetime by the first expression in this section, and the clock frequency and clock period are always related by:

Equation 79
$$F_{clock} = \frac{1}{T_{clock}}$$

HSPICE® Signal Integrity User Guide A-2007.12

The microprocessor example reports the worst case of the shortest risetime for a given clock period. Combining these expressions shows the relationship between clock frequency and bandwidth:

Equation 80 $F_{clock} = \frac{1}{T_{clock}} = \frac{1}{15\tau_{edge}} = \frac{BW}{15\cdot 0.35} \approx \frac{1}{5}BW \text{ or } BW \approx 5F_{clock}$

In general, the highest sine wave frequency component contained in a clock waveform is five times the clock frequency. The important assumption is that there are about 15 risetimes in one period. If the risetime is actually faster than this assumption, the bandwidth is higher. To provide a safety margin, a package or interconnect is characterized or simulated at a bandwidth of about 10 to 20 times the clock frequency, which corresponds to roughly two to four times the bandwidth of the signal.

Definitions of Transmission Line Terms

The following table gives the definitions of transmission line terms.

Term	Description
F _{clock}	Clock frequency in units of frequency such as Hz
T _{clock}	Clock period in units of time such as secs or ns
t _{edge}	Rise or fall time in units of time such as sec or ns
BW	Bandwidth in units of frequency such as Hz or MHz
F	A repetitive frequency in units of Hz or MHz
f	A sine wave frequency in units of Hz or MHz
ω	An angular frequency in units of radians/sec
t	Time or a conductor thickness, units of sec or length
V(t)	Instantaneous voltage in units of volts
l(t)	Instantaneous current in units of amps or mA

Term	Description
Z(t)	Instantaneous impedance in units of ohms
Ζ(ω)	Frequency domain, complex impedance in units of ohms
С	Capacitance in units of Farads or microFarads
R	Resistance in units of ohms
L	Inductance in units of Henrys or nanoHenries
v	Speed of light in the medium in units of length/time
d	A length in units such as inches
TD	Time delay in units of time such as sec or nsec
CL	Capacitance per length in units such as pF/inch
LL	Inductance per length in units such as nH/inch
RL	Resistance per length in units such as ohms/inch
ε _r	Relative dielectric constant, ϵ/ϵ_c , dimensionless
r	Reflection coefficient, dimensionless
DZ	A small change in characteristic impedance
GL	Conductance per length units of Mhos (Siemens)/length
$tan(\delta)$	Dissipation factor of a material, dimensionless
d	Skin depth of a conductor, units of length such as meter
ρ	Resistivity of a conductor, units of ohm-length
μ ₀	Permeability of free space = 4 p x 10-7 Henry/meter
α	Attenuation per length, units of dB/len or nepers/len

Table 47 Transmission Line Terms (Continued)

Term	Description
w	A conductor width
n	Number of squares in a planar conductor, dimensionless
Rsq	Sheet resistance of a planar conductor, units: ohms/sq
ε ₀	Permittivity of free space=0.225 pF/inch=0.0885 pF/cm
€ _{eff}	Effective dielectric constant due to mixed dielectrics
h	A dielectric thickness in units of length such as mils
R	Resistance in ohms

Table 47 Transmission Line Terms (Continued)

Relationships and Rules of Thumb

This section explains the rules and properties associated with transmission lines.

Time and Frequency Relationships

Equation 81 $F_{clock} = \frac{1}{T_{clock}}$

Equation 82
$$BW = \frac{0.35}{\tau_{edge}} \text{ or } \tau_{edge} = \frac{0.35}{BW}$$

Equation 83 $T_{period} \approx 15\tau_{edge}$

Equation 84 $F_{clock} \approx \frac{1}{5}BW \text{ or } BW \approx 5F_{clock}$

Transmission Line Effects

Transmission line analysis recommended for:

$$BW > \frac{v}{10d} = \frac{1}{10 \cdot TD}$$

$$\tau_{edge} < \frac{5d}{v} = 5 \cdot TD$$

On FR4 material:

 $BW > \frac{600}{d}$ [BW in MHz, d in inches]

 $F_{clock} > \frac{120}{d}$ [Fclock in MHz, d in inches]

 $\tau_{edge} < \frac{d}{7.5}$ tedge [in ns, d in inches]

Intrinsic Properties

$$Z_{0} = \frac{1}{vC_{L}} = \sqrt{\frac{L_{L}}{C_{L}}} \quad \text{[CL is in pF/inch}$$

$$v = \frac{1}{\sqrt{L_{L}C_{L}}}$$

$$C_{L} = \frac{1}{vZ_{0}} = \frac{\sqrt{\varepsilon_{r}}}{cZ_{0}} = \frac{85}{Z_{0}}\sqrt{\varepsilon_{r}} \quad \text{[pF/inch]}$$

$$L_{L} = \frac{1}{C_{L}v^{2}} = \frac{7.3\varepsilon_{r}}{C_{L}} \quad \text{[LL in nH/inch, CL in pF/inch]}$$

Typical polymers:

$$TD = \frac{d}{6} \quad [\text{TD in ns, d in inches}]$$

$$C_L = \frac{170}{Z_0} \quad [\text{pF/inch}]$$

$$L_L = 0.172Z_0 \quad [\text{nH/inch}]$$
50 ohm lines:

$$C_L = 1.7 \sqrt{\epsilon_r}$$
 [pF/inch = 3.4 pF/inch (typical polymer)]

Chapter 5: Modeling Ideal and Lumped Transmission Lines

Transmission Line Theory

$$L_L = 4.3 \sqrt{\varepsilon_r}$$
 [nH/inch = 8.6 nH/inch (typical polymer)]

Transmission line of length d:

Equation 85
$$C = C_L d = \frac{TD}{Z_0}$$

Equation 86 $L = L_L d = Z_0 T D$

Reflections

Reflection coefficient from Z_1 to Z_2 :

Equation 87
$$r = \frac{Z_2 - Z_1}{Z_2 + Z_1}$$

Reflection from a ΔZ of short length with time delay, TD, τ_{edge} > TD:

Equation 88 $r = \frac{\Delta Z}{2Z_0} \left(\frac{TD}{\tau_{edge}} \right)$

Reflection from a series lumped L surrounded by a transmission line:

Equation 89 $r = \frac{L}{2Z_0 \tau_{edge}}$

Reflection from a lumped C load to ground, on a transmission line:

Equation 90
$$r = \frac{CZ_0}{2\tau_{edge}}$$

Loss and Attenuation

Skin depth of a conductor:

Equation 91
$$\delta = \sqrt{\frac{\rho}{\pi\mu_0 f}} = 500 \cdot \sqrt{\frac{\rho}{f}}$$

 δ in meters, ρ in ohm.meter, f in Hz (in copper), at f = 1e+9, and ρ =1.7e-8 ohm.meter, δ = 2.0e-6.

Low loss approximation for attenuation per length:

$$\alpha = \frac{1}{2} \left(\frac{R_L}{Z_0} + G_L Z_0 \right) \text{ [nepers/length]}$$

$$\alpha = 4.34 \left(\frac{R_L}{Z_0} + G_L Z_0\right) \text{ [dB/length]}$$

Attenuation per length due to just dielectric loss:

$$\alpha = 2.3 f \tan(\delta) \sqrt{\varepsilon_r}$$
 [dB/inch, f in GHz]

 $\alpha \approx 0.05$ [dB/inch for FR4 at 1 GHz]

Attenuation per length due to metal, $t < \delta$:

$$\alpha = 43.4 \frac{\rho}{twZ_0}$$
 [dB/inch with ρ in ohm/meter, t in microns, w in mils]

For 1 ounce copper microstrip, 5 mils wide, 50 ohm:

 $\alpha = 0.01$ [dB/inch]

Attenuation per length due to metal, 50 ohm line, skin depth limited, t > δ :

 $\alpha = 0.55 \frac{\sqrt{\rho f}}{w}$ [dB/inch with ρ in ohm.meter, w in mils, f in GHz]

For 1 ounce copper microstrip, 5 mils wide, 50 ohm, at 1 GHz:

 $\alpha = 0.15$ [dB/inch]

Physical Design Quantities

For a planar interconnect:

Sheet resistance:

$$R_{sq} = \frac{\rho}{t}$$
 [ohm/sq]

Number of squares:

$$n = \frac{d}{w}$$

Resistance:

 $R_L = n \cdot R_{sq}$ [ohm/inch, Rsq in ohm/sq]

Resistance per length:

$$R_L = 10 \frac{\rho}{tw}$$
 [ohm/inch, ρ in ohm· meter, t in microns, w in mils]

Parallel plate, no fringe fields:

$$C_L = 0.225 \varepsilon_r \left(\frac{w}{h}\right)$$
 [pF/inch]

Microstrip capacitance per length good to ~20%:

$$C_L = 0.45 \varepsilon_r \left(\frac{w}{h}\right)$$
 [pF/inch]

Microstrip capacitance per length, good to ~5%:

$$C_L = \frac{1.41\varepsilon_{eff}}{ln\left(\frac{8h}{w} + \frac{w}{4h}\right)}$$

$$\varepsilon_{eff} = \left(\frac{\varepsilon_r + 1}{2}\right) + \left(\frac{\varepsilon_r - 1}{2}\right) \left(1 + \frac{10h}{w}\right)^{-\frac{1}{2}}$$

Stripline capacitance per length good to ~20%:

$$C_L = 0.675 \varepsilon_r \left(\frac{w}{h}\right)$$
 [pF/inch]

Stripline capacitance per length, good to ~5%:

$$C_L = \frac{0.9\varepsilon_r}{ln\left(1 + \frac{2h}{w}\right)} \quad \text{[pF/inch]}$$

Inductance per length of one wire in a pair of two parallel wires (r = radius, s = center to center spacing, $s \gg r$):

$$L_L = 5Ln\left(\frac{s}{r}\right)$$
 [nH/inch]

Inductance per length for a circular loop:

 $L_L = 26$ [nH/inch of perimeter]

Inductance per length of controlled impedance line when the return line is a reference plane:

$$L_L = 0.086 Z_0 \sqrt{\varepsilon_r} = \frac{7.3\varepsilon_r}{C_L}$$
 [nH/inch with C_L in pF/inch]

Conductance per length:

 $G_L = \omega \tan(\delta) C_L$

Attenuation in Transmission Lines

The T-element, common to most Berkeley-compatible SPICE tools, uses the lossless model for a transmission line. This model adequately simulates the dominant effects related to transmission behavior: the initial driver loading due to a resistive impedance, reflections from characteristic impedance changes, reflections introduced by stubs and branches, a time delay for the propagation of the signal from one end to the other and the reflections from a variety of linear and nonlinear termination schemes.

In systems with risetimes are on the order of 1 ns, transmission line effects dominate interconnect performance.

In some high-speed applications, the series resistance seriously effects signal strength and should be taken into account for a realistic simulation.

The first-order contribution from series resistance is an attenuation of the waveform. This attenuation decreases the amplitude and the bandwidth of the propagating signal. As a positive result, reflection noise decreases so that a lossless simulation is a worst case. As a negative result, the effective propagation delay is longer because the risetimes are longer. A lossless simulation shows a shorter interconnect related delay than a lossy simulation.

The second-order effects introduced by series resistance are a frequency dependence to the characteristic impedance and a frequency dependence to the speed of propagation, often called dispersion. Both the first order and second order effects of series resistance generic to lossy transmission lines are simulated using the U model.

Physical Basis of Loss

The origin of loss is the series resistance of the conductors and the dielectric loss of the insulation. Conductor resistance is considered in two parts, the DC resistance and the resistance when skin depth plays a role. The dielectric loss

of the insulation, at low frequency, is described by the material conductivity (σ) (SIG in the Synopsys U model), and at high frequency, by the dissipation factor, tan(δ). These material effects contribute a shunt conductance to ground (G).

In a planar interconnect such as a microstrip or stripline, the resistance per length of the conductor ${\sf R}_{\sf L}$ is:

Equation 92 $R_L = \frac{\rho}{wt}$

 ρ = bulk resistivity of the conductor

w = the line width of the conductor

t = thickness of the conductor

Example 1

FR4, 5 mil wide line, half ounce copper:

 $R_{\rm L} = 0.24$ ohm/inch

Example 2

Cofired ceramic, 4 mil wide, 0.75 mils thick Tungsten:

 $R_{\rm L}$ = 2.7 ohm/inch

Example 3

Thin film copper, 1 mil wide, 5 um thick:

 $R_{\rm L}$ = 3.6 ohm/inch

Skin Depth

At high frequency, the component of the electric field along the conductor, which drives the current flow, does not fully penetrate the conductor depth. Rather, its amplitude falls off exponentially. This exponential decay length is the *skin depth* (δ). When the signal is a sine wave, the skin depth depends on the conductor's resistivity (ρ), and the sine wave frequency of the current (f):

$$\delta = \sqrt{\frac{\rho}{\pi\mu_0 f}} = 500 \cdot \sqrt{\frac{\rho}{f}} \quad \delta$$
 [in meters, r in ohmum, f in Hz]

A real signal has most of its energy at a frequency of 1/t _{period}, where t _{period} is the average period. Because most of the loss occurs at this frequency as a first approximation >> should be used to compute the skin depth. In practice as

mentioned previously, approximating tperiod by $15(\tau_{edge})$ works well. With a 1 ns rise time, the skin depth of copper is 8 microns, assuming $15(\tau_{edge})$ is used for $1/f_{skin}$. For half ounce copper, where the physical thickness is 15 microns, the skin depth thickness should be used in place of the conductor thickness to estimate the high frequency effects.

For thin film substrates with a physical thickness of the order of 5 microns or less, the effects of skin depth can, to the first order, be ignored. In cofired ceramic substrates, the skin depth for 1 ns edges with tungsten paste conductors is 27.6 microns. This is also comparable to the 19 micron physical thickness, and to the first order, the effects of skin depth can be ignored. At shorter rise times than 1 ns, skin depth plays an increasingly significant role.

Dielectric Loss

Two separate physical mechanisms contribute to conductivity in dielectrics, which results in loss: DC conduction and high frequency dipole relaxation. As illustrated in the following section, the effects from dielectric loss are in general negligible. For most practical applications, the dielectric loss from the DC conductivity and the high frequency dissipation factor can be ignored.

To be cautious, estimate the magnitude of the conductance of the dielectric and verify that, for a particular situation, it is not a significant issue. Exercise care in using these material effects in general application.

The bulk conductivity of insulators used in interconnects (σ), typically specified as between 10⁻¹² and 10⁻¹⁶ siemens/cm, is often an upper limit, rather than a true value. It is also very temperature and humidity sensitive. The shunt conductance per length (G_L) depends on the geometrical features of the conductors in the same way as the capacitance per length (C_L). It can be written as:

Equation 93
$$G_L = \sigma \frac{C_L}{\varepsilon_0 \varepsilon_r}$$

At high frequencies, typically over 1 MHz, dipole relaxations begin to dominate the conduction current and cause it to be frequency dependent. This effect is described by the dissipation factor of a material, which ranges from 0.03 for epoxies down to 0.003 for polyimides and less than 0.0005 for ceramics and Teflon. The effective conductivity of a dielectric material at high frequency is:

Equation 94 $\sigma = 2\pi f \varepsilon_0 \varepsilon_r \tan(\delta)$

The shunt conductance per length of an interconnect when dipole relaxation dominates, is:


Equation 95 $G_L = 2\pi f \tan(\delta) C_L$

As a worst case, the frequency corresponding to the bandwidth of the signal can be used to estimate the high frequency conductivity of the material.

Lossy Transmission Line Model


In the lossless transmission line model, only the distributed capacitance (C) and inductance (L) of the interconnect is considered:

Figure 115 Lossless Transmission Line Model



In the lossy transmission line model, the series resistance and dielectric conductance are introduced into the equivalent circuit model:

Figure 116 Lossy Transmission Line Model



These four circuit elements, normalized per unit length, can be used to describe all the high frequency properties of a transmission line. When the equivalent circuit equation is solved in the frequency domain, the characteristic impedance is modified to:

Equation 96
$$Z_0 = \sqrt{\frac{R_L + j\omega L_L}{G_L + j\omega C_L}}$$

and the propagation phase term, $\boldsymbol{\gamma},$ is:

Equation 97
$$\Upsilon = \alpha + j\beta = \sqrt{(R_L + j\omega L_L)(G_L + j\omega C_L)}$$

In the propagation phase term, β is related to the phase velocity by:

Equation 98
$$v = \frac{\omega}{\beta}$$

To first order when $R_L \ll \omega L_L$ and $G_L \ll \omega C_L$, the characteristic impedance and phase velocity (v) are unchanged from their lossless values. However, a new term, the attenuation per length (α) is introduced.

The attenuation per length is approximately:

$$\alpha = \frac{1}{2} \left(\frac{R_L}{Z_0} + G_L Z_0 \right) \text{ [nepers/length]}$$
$$\alpha = 4.34 \left(\frac{R_L}{Z_0} + G_L Z_0 \right) \text{ [dB/length]}$$

The total attenuation (α d) determines the fraction of the signal amplitude that remains after propagating the distance (d). When α has the units of dB/length, the fraction of signal remaining is:

Equation 99
$$10^{\left(\frac{-\alpha d}{20}\right)}$$

A 2 dB attenuation in a signal corresponds to a final amplitude of 80% of the original and 6 dB attenuation corresponds to a final amplitude of 50% of the

Attenuation Due to Conductor Resistance

In the typical case of a 50 ohm transmission line, the attenuation per length due to just the series resistance is

original. Attenuation on the order of 6 dB significantly changes the signal

 $\alpha = 0.09 R_L$ [dB/length]

When the resistance per length is of the order of 0.2 ohm/inch or less as is the case in typical printed circuit boards, the attenuation per length is about 0.02 dB/inch. Typical interconnect lengths of 10 inches yields only 0.2 dB, which would leave about 98% of the signal remaining. Using the lossless T-element to approximate most applications provides a good approximation.

integrity.

However, in fine line substrates, such as in the previous section, the resistance per length can be on the order of 2 ohms/inch. In such a case, the attenuation is on the order of 0.2 dB/inch. So a 10 inch interconnect line then has an attenuation on the order of 2 dB, which would leave only about 80% of the signal. This is large enough that its effects should be included in a simulation.

Attenuation Due to the Dielectric

When the dielectric completely surrounds the conductors, the attenuation due to just the conductance per length of the dielectric is:

 $\alpha_{dielectric} = 2.3 ftan(\delta) \sqrt{\epsilon_{eff}}$ [dB/inch, f in GHz]

The worst case and highest attenuation per length is exhibited by FR4 boards with tan(δ) of the order of 0.02 and a dielectric constant of 5. The attenuation at 1 GHz is about 0.1 dB/inch. For an interconnect 10 inches long, this is 1 dB of attenuation, which would leave about 90% of the signal remaining, comparable to the attenuation offered by a conductor with 1 ohm/inch resistance.

If the resistance per length is larger than 1 ohm/inch— for example in cofired ceramic and thin film substrates, and the dissipation factor is less than 0.005, the attenuation from the conductor losses can be on the order of 10 times greater than dielectric loss. In these applications, the dielectric losses can be ignored.

Integrating Attenuation Effects

All of the first-order effects of attenuation are automatically simulated with the U -element.

With ELEV=1, the inputs can be the cross sectional geometry and the material properties of the conductor, bulk resistivity (RHO), the relative dielectric constant of the insulation (KD), and the conductivity of the dielectric (SIG). From these features, the equivalent capacitance per length, inductance per length, series resistance per length, and conductance per length are calculated during simulation.

With ELEV=2, you can use estimates, measurements or third-party modeling tools to directly input the equivalent capacitance per length, inductance per length, series resistance per length, and conductance per length.

Simulation automatically generates a model for the specified net, composed of a series of lumped elements that resembles the model for a lossy transmission

line. The parameter WLUMPS controls the number of lumped elements included per wavelength, based on the estimated rise time of signals in the simulation.

The attenuation effects previously described are a natural consequence of this model. The U -element allows realistic simulations of lossy transmission lines in both the AC and the transient domain.

References

Handbook of Electronics Calculations for Engineers and Technicians, McGraw Hill, pages 18-29, 18-23.

Chapter 5: Modeling Ideal and Lumped Transmission Lines References

Index

Symbols

_com_pu | c_com_pd | ccom_pc | c_com_gc, IBIS keyword 190

Α

AC resistance transmission lines 246 accuracy, W element tabular model 113 analog, circuit simulation of a digital system 3 analysis, Monte Carlo 138 AT1 model parameter 260 ATLEN model parameter 260

В

bandwidth 300 branch matrix 258 buffer 42, 153, 202 differential pins 192 ECL input 166 input/output 169 output 166 tristate 168 **IBIS 149** input 153, 155 example 196 input ECL 166 input/output 163 open drain 165 open sink 165 open source 165 syntax 162 input-output ECL 169 open drain 165 sink 165 source 165 output 156, 157 example 196 output ECL 166 series 172

series switch 172 terminator 170 tristate 159, 160 tristate ECL 168 buffer, IBIS keyword 179 buffers creating 198 IBIS 202

С

capacitance circuit 258 matrixes 275 multiconductor 257 CAPL model parameter 260 CEXT model parameter 242, 250, 252, 254 characteristic impedance 295 circuits Signetics drivers 13 Xilinx FPGAs 17 CLEN model parameter 260 clock frequency 300 clock skew 5 CMULT model parameter 242, 250, 252, 254 coax models 280 coax models See also transmission lines component keyword 199 components **IBIS 197 IBIS buffers 202** conductance multiconductor 257 convolution integral 43 CORKD model parameter 242, 251 coupled line noise simulation example 21 creating buffers 198 crosstalk 300

D

D_IBIS option 192

Index E

D12 model parameter 253 data smoothing, S- and W-element 68 data smoothing, S-model 69 decoupling methods 6 **DELAY** model parameter 260 delays causes 3 problems and solutions 3 transmission lines 261 types 5 **DELEN** model parameter 260 design high speed, problems and solutions 3 partitioning 7 detect_oti_mid, IBIS keyword 192 differential, common mode waves 56 DLEV model parameter 240, 241, 247, 249, 253

Ε

element parameters U Elements 273–274 ELEV model parameter 235, 240, 241 errors, timestep control error in transmission lines 285 example input buffer 196 output buffer 196 transmission line 196, 236

F

field programmable gate arrays 17 file, IBIS keyword 178 files, keyword 199 FPGA's 17 FR1 model parameter 260 frequency table model 59 fwf_tune | rwf_tune, IBIS keyword 185

G

golden parser (IBIS) 150 ground bounce 19 plane, transmission lines 233

Η

HGP model parameter 242, 250, 251, 254 hsp_ver, IBIS keyword 182 HSPICE ground for transmission lines 245 integration method 247 HT model parameter 241, 249 HT1 model parameter 249

IBIS 202 buffers 198 component 197 differential pins 192 keywords optional 177 keywords, optional 177 models 149 optional keywords 199 required keywords 199 scale parameters 188 terminology 153 V-T and I-V curves 188 IBIS buffers 42 **IBIS** keywords buffer 179 c_com_pu | c_com_pd | ccom_pc | c_com_gc 190 detect_oti_mid 192 file 178 fwf tune | rwf tune 185 hsp_ver 182 interpol 183 model 178 nowarn 190 pd_scal | pu_scal | pc_scal | gc_scal | rwf_scal | fwf_scal 188 power 182 ramp fwf | ramp rwf 184 rm_dly_rwf|rm_dly_fwf|rm_tail_rwf|rm_tail_fwf 189 rwf_pd_dly | fwf_pu_dly 187 ss_state 188 typ 180 xv_pu | xv_pd 183 ideal transmission line 234 impedance 294

versus time 8 inductance 297 matrixes 275 input buffer 153, 155 ECL 166 example 196 input/output drivers 13 ECL buffer 169 open drain buffer 165 sink buffer 165 source buffers 165 input-output ECL buffer 169 integration algorithms 267, 285 method 247 interconnect analyzing 2 simulation 237 interpol, IBIS keyword 183

J

junction diodes, line-to-line 92

Κ

KD model parameter 242, 250, 252, 254 KD1 model parameter 250 KD2 model parameter 250 keywords component 199 file 199 IBIS optional 177 optional 199 package 199 pkgfile 200 required 199

L

LEVEL model parameter 240, 241 LLEV model parameter 240, 241 lossless parameter combinations 261 transmission lines 234 model 292 lossy transmission lines 234, 238 model 293 U model 240 lumped parameters 246

Μ

matrix rational function 44 matrix properties 82 MAXD model parameter 242 Maxwell matrix 258 .MEASURE statement, using TDR files with 9 microstrip transmission line 247 mixed-mode S-parameter 54 mixed-mode S-parameters 58 model parameters transmission lines loss parameters 243 measured parameters 260 planar models 241 precomputed parameters 254 transmission lines, geometric coax models 251 U models 241 basic ELEV parameters 260 common planar parameters 250 ELEV = 1 parameters 254 measured parameters 259 U models, geometric coax parameters 252 U models, geometric twinlead parameters 242 .MODEL statement, using U model with 240 model, IBIS keyword 178 models S-parameter 27 multiconductor capacitance/conductance 257 multiplier function, U and T Elements 233 multiplier parameter, U and T Elements 233 multiport passive and lossy circuits, thermal noise 51 multi-terminal network 27 multi-terminal network, S-parameter 28 mutual inductance 298

Ν

ND model parameter 241 network multi-terminal 27 Index O

NL model parameter 249 NLAY model parameter 243, 249 noise coupled line 21 problems and solutions 3 quota 6, 7 sources 3, 4 nowarn, IBIS keyword 190

0

O.C.G. matrix 258 OD1 model parameter 254 optimization, TDR 8, 10 .OPTION RISETIME setting 95 optional keywords, IBIS 199 options, D_IBIS 192 oscillation, from simulation errors 284 output buffer 156, 157 example 196 ECL buffer 166 output ECL buffer 166 overlay dielectric transmission line 247

Ρ

package keyword 199 pd_scal | pu_scal | pc_scal | gc_scal | rwf_scal | fwf_scal, IBIS keywords 188 PEC 126 pkgfile keyword 200 planar conductor parameters 247 PLEV model parameter 235, 240, 241, 260 power, IBIS keyword 182 printed circuit boards 2

R

RA model parameter 251 RA1 model parameter 253 ramp_fwf | ramp_rwf, IBIS keyword 184 rational function file format 44 rational function matrix 44 RB model parameter 251 RD model parameter 251 recursive convolution 43 reference plane, transmission lines 233 required keywords, IBIS 199 RHO model parameter 243, 250, 252, 253 RHOB model parameter 243, 250, 252, 254 rise time 300 RISETIME option 95 RLGC model definition, W_Element 67 rm_dly_rwf|rm_dly_fwf|rm_tail_rwf|rm_tail_fwf, IBIS keywords 189 rwf pd dly | fwf pu dly, IBIS keyword 187

S

S model data smoothing 68 S model syntax 36 scale parameters, IBIS 188 scattering (S) parameters 28 scattering parameter element 28 S-element 28 data file model examples 47 recursive convolution 43 svntax 29 transmission line 65 self inductance 298 series buffer 172 series switch buffer 172 SHTHK model parameter 252, 254 SIG conductivity 310 model parameter 243, 250, 252, 254 SIG1 model parameter 250 signal integrity 3 Signetics FAST I/O drivers 13 simulation circuits with Signetics drivers 13 with Xilinx FPGAs 17 ground bounce example 19 interconnect 237 preparation 1 skin effect frequency 246 small-signal parameter data-table model 59 S-model data smoothing 69 SP model 59

SP model parameter 242, 250 SP12 model parameter 250 S-parameter 28 mixed mode 54 mixed-mode 58 S-element 28 s-parameter transmission line 66 S-parameter model 27 spatial extent of leading edge 304 ss state, IBIS keyword 188 stripline transmission line 247 syntax S model 36 SP model 59 syntax, S-element 29 systems, simulating 2

Т

T Elements 230 lossless transmission line model 309 multiplier function M 233 transient effects modeling 297 TDR (time domain reflectometry) 8, 9, 10 terminator buffer 170 TH model parameter 242, 250 TH1 model parameter 250 THB model parameter 242, 250 thermal noise 51 THK1 model parameter 250 THK2 model parameter 250 thresholds, voltage 173 time domain reflectometry 8 versus impedance 8 timestep control error 285 control error 285 dynamic control 97 static control 97 transmission line GUI utility 145 transmission lines AC resistance 246 analysis guidelines 304 attenuation 309 calculations 306

effects 314 bandwidth 300 branch capacitances 258, 259 capacitance definitions 257 matrix 275 to ground 245 CEXT parameter 257 characteristic impedance 293, 295 Cjk symbol 257 clock frequency 300 coax example 280 models 251 common ground inductance 297 conductance definitions 257 conductor length 257 resistance 313 width 257 coupled lines 238 microstrips example 282 crosstalk 297, 300 CX symbol 257 CXY symbol 257 delay too small warning 233 delavs 261 dielectric loss 311 dispersion 309 dissipation 311 factor 310 dual dielectric 247 effects 7 elements 230 selection 232 example 196, 236 geometric parameters 244 Gik symbol 257 GPR parameter 257 ground plane 233 GX symbol 257 GXY symbol 257 HSPICE ground 245 reference plane 233 ideal 237 properties 234 impedance 294

Index U

> characteristic 295 lumped elements 294 mismatch 289 inductance 297 matrix 275 mutual 298 self 298 integration algorithms 267 method 285 interconnect properties 231 LLEV parameter 257 loss calculations 306 factor 261 lossless model 292 lossy model 239, 293, 312 properties 234 selector 240 statement 240 lumped parameters 246 RC model 234 RLC model 293 matrixes 258, 259, 275-277 measured parameters 259 microstrip 247 models 230 selection 232 multiple conductors 257 stripline, example 263 mutual inductance 298 number of lumps 270, 285 computation 285 default 285 specification 286 oscillation problems 284 overlav dielectric 247 parameter error 244 physical 243 planar conductors 247 models 241 precomputed parameters 254 keywords 256 printed circuit boards, example 279 properties 229

reflection calculations 306 resistive termination 64 ringing 247, 284-289 rise time 300 S Element 65 sea of dielectric 247 example 269 self inductance 298 SIG conductivity parameter 310 signal reflections 289 simulation 2 skin depth 310 calculation 306 skin effect frequency 246 source properties 230 stripline 247 switching noise 297 system model 91 theory 292 timestep control errors 285 total conductor resistance 274 transient impedance effects 297 twinlead example 282 models 252, 282 U Element 294 tristate buffer 159, 160 ECL buffer 168 TS model parameter 242, 250 TS1 model parameter 254 TS2 model parameter 254 TS3 model parameter 254 twinlead models 282 twinlead See transmission lines two-port noise parameter data 49 TxLine Tool 145 typ, IBIS keyword 180

U

U Elements 230 attenuation effects 314 examples 262 lossy transmission line model 294, 309 multiplier function M 233 physical parameters 241 ringing problems 284

statement 238 transient effects modeling 297 transmission line loss parameters 243 model 299 U models applications 278 conductor height 241 resistivity 243 spacing 242 thickness 242 width 241 dielectric conductivity 243 configurations 241 constant 242 electrical specification format 240 ELEV parameter 235, 247 external capacitance 242 model selector 240, 241 .MODEL statement 240 number of conductors 241 layers 243 lumps 242, 246 parameters 240, 241-262 geometric coax 251 geometric twinlead 252 perturbation multiplier 242 parameter 242 PLEV parameter 235 reference plane configuration 240 height 242 resistivity 243 separation distance 242 thickness 242 selection 235 statement 239

syntax 240 transmission line type selector 240 using the IBIS component 197

V

volltage, current pairs 56 voltage thresholds 173 voltage, current pairs 56 voltage, current waves-nodal waves 55 VREL model parameter 260

W

W element tabular model accuracy 113 W Elements RLGC model definition 67 warnings, T-line delay too small 233 WD model parameter 241, 250 WD1 model parameter 250 W-element TxLine Tool 145 wire 7, 230 model selection 229 chart 232 *See also* transmission lines WLUMP model parameter 242

X

xv_pu | xv_pd, IBIS keyword 183 XW model parameter 242, 250

Ζ

ZK model parameter 260

Index Z